[Top][All Lists]

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-devel] [PATCH 0/3] ppc: complete the new HV mode

From: David Gibson
Subject: Re: [Qemu-devel] [PATCH 0/3] ppc: complete the new HV mode
Date: Mon, 6 Jun 2016 11:17:26 +1000
User-agent: Mutt/1.6.1 (2016-04-27)

On Fri, Jun 03, 2016 at 02:11:17PM +0200, Cédric Le Goater wrote:
> This is follow up to complete the serie "ppc: preparing pnv landing
> (round 2)" plus a little fix on instruction privileges.
> Tested on a POWER8 pserie guest and on mac99.
> Benjamin Herrenschmidt (2):
>   ppc: Fix hreg_store_msr() so that non-HV mode cannot alter MSR:HV
>   ppc: Better figure out if processor has HV mode
> Cédric Le Goater (1):
>   ppc: fix hrfid, tlbia and slbia privilege

I've applied this series to ppc-for-2.7, swapping the order of patches
1 & 2 as Marc requested.  I've also applied the extra patch to fix tlb
flushing on 32-bit cpus.  I aim to send a pull request once I've done
my usual tests.

David Gibson                    | I'll have my music baroque, and my code
david AT gibson.dropbear.id.au  | minimalist, thank you.  NOT _the_ _other_
                                | _way_ _around_!

Attachment: signature.asc
Description: PGP signature

reply via email to

[Prev in Thread] Current Thread [Next in Thread]