[Top][All Lists]

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-devel] [PATCH v2 06/10] ppc: Rework generation of priv and inv

From: David Gibson
Subject: Re: [Qemu-devel] [PATCH v2 06/10] ppc: Rework generation of priv and inval interrupts
Date: Wed, 22 Jun 2016 16:51:16 +1000
User-agent: Mutt/1.6.1 (2016-04-27)

On Tue, Jun 21, 2016 at 11:48:51PM +0200, Cédric Le Goater wrote:
> From: Benjamin Herrenschmidt <address@hidden>
> Recent server processors use the Hypervisor Emulation Assistance
> interrupt for illegal instructions and *some* type of SPR accesses.
> Also the code was always generating inval instructions even for priv
> violations due to setting the wrong flags
> Finally, the checking for PR/HV was open coded everywhere.
> This reworks it all, using little helper macros for checking, and
> adding the HV interrupt (which gets converted back to program check
> in the slow path of excp_helper.c on CPUs that don't want it).
> Signed-off-by: Benjamin Herrenschmidt <address@hidden>
> [clg: fixed checkpatch.pl errors ]
> Signed-off-by: Cédric Le Goater <address@hidden>

Reviewed-by: David Gibson <address@hidden>

David Gibson                    | I'll have my music baroque, and my code
david AT gibson.dropbear.id.au  | minimalist, thank you.  NOT _the_ _other_
                                | _way_ _around_!

Attachment: signature.asc
Description: PGP signature

reply via email to

[Prev in Thread] Current Thread [Next in Thread]