[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [PATCH v10 00/26] IOMMU: Enable interrupt remapping for
From: |
Paolo Bonzini |
Subject: |
Re: [Qemu-devel] [PATCH v10 00/26] IOMMU: Enable interrupt remapping for Intel IOMMU |
Date: |
Mon, 4 Jul 2016 16:33:52 +0200 |
User-agent: |
Mozilla/5.0 (X11; Linux x86_64; rv:45.0) Gecko/20100101 Thunderbird/45.1.1 |
On 21/06/2016 09:47, Peter Xu wrote:
> This is v10 of Intel IOMMU IR support, based on patches:
>
> - [PATCH v2 0/3] enable iommu with -device
> https://lists.gnu.org/archive/html/qemu-devel/2016-06/msg00554.html
>
> V9 introduced one bug when split irqchip is used with multiple
> vCPUs. V10 mainly fixes this issue, with several other trivial
> enhancements.
>
> Online branch:
>
> https://github.com/xzpeter/qemu vtd-intr-v10
>
> Please review. Thanks.
>
> v10 changes:
> - Fix issue when specify more than 1 vcpus. This is introduced in v9
> after rebased to Marcel's patches. The problem is that, before
> Marcel's patch, we will first create IOMMU then IOAPIC, while the
> order is switched after Marcel's changes. This affects patch 18
> ("register IOMMU IEC notifier for ioapic") and I need to do the
> registration after IOAPIC realization.
> - Display readable error message if user specify more than one x86
> vIOMMU, rather than an assertion fail. (patch 2)
> - Correct vtd iec notifier "global" parameter: if granularity bit is
> clear (not set), then it's a global invalidation (patch 17,
> inverted meaning for granularity).
> - added one more patch (patch 26) to add some trace events for irqchip
> msi routes operations.
> - rebase to latest master
For patches 16, 21-24 and 26-27:
Acked-by: Paolo Bonzini <address@hidden>
Paolo
- Re: [Qemu-devel] [PATCH v10 00/26] IOMMU: Enable interrupt remapping for Intel IOMMU,
Paolo Bonzini <=