[Qemu-devel] [Bug 424450] Re: FDC reset should reset the MSR

[Launchpad Bug Tracker]

[Expired for QEMU because there has been no activity for 60 days.]

** Changed in: qemu
       Status: Incomplete => Expired

-- 
You received this bug notification because you are a member of qemu-
devel-ml, which is subscribed to QEMU.
https://bugs.launchpad.net/bugs/424450

Title:
  FDC reset should reset the MSR

Status in QEMU:
  Expired

Bug description:
  I believe that the MSR resgister should also be reset to zero on a
  software reset.  All of the FDC hardware I have does this. The current
  code leaves the MSR as 0x80, which means that the controller is ready
  for a write.  The controller should not be ready for a write while in
  reset.

  fdc.c Line 899
      /* Reset */
      if (!(value & FD_DOR_nRESET)) {
   +      fdctrl->msr = 0x00;
          if (fdctrl->dor & FD_DOR_nRESET) {
              FLOPPY_DPRINTF("controller enter RESET state\n");
          }
      } else {

To manage notifications about this bug go to:
https://bugs.launchpad.net/qemu/+bug/424450/+subscriptions