[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v2 09/11] target/ppc: add ov32 flag for multiply low
From: |
Nikunj A Dadhania |
Subject: |
[Qemu-devel] [PATCH v2 09/11] target/ppc: add ov32 flag for multiply low insns |
Date: |
Wed, 22 Feb 2017 14:59:46 +0530 |
For Multiply Word:
SO, OV, and OV32 bits reflects overflow of the 32-bit result
For Multiply DoubleWord:
SO, OV, and OV32 bits reflects overflow of the 64-bit result
Signed-off-by: Nikunj A Dadhania <address@hidden>
Reviewed-by: Richard Henderson <address@hidden>
---
target/ppc/translate.c | 2 ++
1 file changed, 2 insertions(+)
diff --git a/target/ppc/translate.c b/target/ppc/translate.c
index 2a9f508..d676863 100644
--- a/target/ppc/translate.c
+++ b/target/ppc/translate.c
@@ -1288,6 +1288,7 @@ static void gen_mullwo(DisasContext *ctx)
tcg_gen_sari_i32(t0, t0, 31);
tcg_gen_setcond_i32(TCG_COND_NE, t0, t0, t1);
tcg_gen_extu_i32_tl(cpu_ov, t0);
+ tcg_gen_mov_tl(cpu_ov32, cpu_ov);
tcg_gen_or_tl(cpu_so, cpu_so, cpu_ov);
tcg_temp_free_i32(t0);
@@ -1349,6 +1350,7 @@ static void gen_mulldo(DisasContext *ctx)
tcg_gen_sari_i64(t0, t0, 63);
tcg_gen_setcond_i64(TCG_COND_NE, cpu_ov, t0, t1);
+ tcg_gen_mov_tl(cpu_ov32, cpu_ov);
tcg_gen_or_tl(cpu_so, cpu_so, cpu_ov);
tcg_temp_free_i64(t0);
--
2.7.4
- [Qemu-devel] [PATCH v2 07/11] target/ppc: use tcg ops for neg instruction, (continued)
- [Qemu-devel] [PATCH v2 07/11] target/ppc: use tcg ops for neg instruction, Nikunj A Dadhania, 2017/02/22
- [Qemu-devel] [PATCH v2 02/11] target/ppc: optimize gen_write_xer(), Nikunj A Dadhania, 2017/02/22
- [Qemu-devel] [PATCH v2 06/11] target/ppc: update overflow flags for add/sub, Nikunj A Dadhania, 2017/02/22
- [Qemu-devel] [PATCH v2 08/11] target/ppc: update ov/ov32 for nego, Nikunj A Dadhania, 2017/02/22
- [Qemu-devel] [PATCH v2 10/11] target/ppc: add ov32 flag in divide operations, Nikunj A Dadhania, 2017/02/22
- [Qemu-devel] [PATCH v2 09/11] target/ppc: add ov32 flag for multiply low insns,
Nikunj A Dadhania <=
- [Qemu-devel] [PATCH v2 11/11] target/ppc: add mcrxrx instruction, Nikunj A Dadhania, 2017/02/22