[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v2 12/14] target/sh4: implement tas.b using atomic h
From: |
Aurelien Jarno |
Subject: |
[Qemu-devel] [PATCH v2 12/14] target/sh4: implement tas.b using atomic helper |
Date: |
Sat, 6 May 2017 13:14:29 +0200 |
We only emulate UP SH4, however as the tas.b instruction is used in the GNU
libc, this improve linux-user emulation.
Signed-off-by: Aurelien Jarno <address@hidden>
---
target/sh4/translate.c | 19 +++++++------------
1 file changed, 7 insertions(+), 12 deletions(-)
diff --git a/target/sh4/translate.c b/target/sh4/translate.c
index 9fe2e2d4d9..d86fd29264 100644
--- a/target/sh4/translate.c
+++ b/target/sh4/translate.c
@@ -1635,19 +1635,14 @@ static void _decode_opc(DisasContext * ctx)
tcg_gen_shri_i32(REG(B11_8), REG(B11_8), 16);
return;
case 0x401b: /* tas.b @Rn */
- {
- TCGv addr, val;
- addr = tcg_temp_local_new();
- tcg_gen_mov_i32(addr, REG(B11_8));
- val = tcg_temp_local_new();
- tcg_gen_qemu_ld_i32(val, addr, ctx->memidx, MO_UB);
+ {
+ TCGv val = tcg_const_i32(0x80);
+ tcg_gen_atomic_fetch_or_i32(val, REG(B11_8), val,
+ ctx->memidx, MO_UB);
tcg_gen_setcondi_i32(TCG_COND_EQ, cpu_sr_t, val, 0);
- tcg_gen_ori_i32(val, val, 0x80);
- tcg_gen_qemu_st_i32(val, addr, ctx->memidx, MO_UB);
- tcg_temp_free(val);
- tcg_temp_free(addr);
- }
- return;
+ tcg_temp_free(val);
+ }
+ return;
case 0xf00d: /* fsts FPUL,FRn - FPSCR: Nothing */
CHECK_FPU_ENABLED
tcg_gen_mov_i32(cpu_fregs[FREG(B11_8)], cpu_fpul);
--
2.11.0
- [Qemu-devel] [PATCH v2 09/14] target/sh4: optimize gen_store_fpr64, (continued)
- [Qemu-devel] [PATCH v2 09/14] target/sh4: optimize gen_store_fpr64, Aurelien Jarno, 2017/05/06
- [Qemu-devel] [PATCH v2 02/14] target/sh4: get rid of DELAY_SLOT_CLEARME, Aurelien Jarno, 2017/05/06
- [Qemu-devel] [PATCH v2 08/14] target/sh4: fold ctx->bstate = BS_BRANCH into gen_conditional_jump, Aurelien Jarno, 2017/05/06
- [Qemu-devel] [PATCH v2 10/14] target/sh4: optimize gen_write_sr using extract op, Aurelien Jarno, 2017/05/06
- [Qemu-devel] [PATCH v2 12/14] target/sh4: implement tas.b using atomic helper,
Aurelien Jarno <=
- [Qemu-devel] [PATCH v2 13/14] target/sh4: movua.l is an SH4-A only instruction, Aurelien Jarno, 2017/05/06
- [Qemu-devel] [PATCH v2 07/14] target/sh4: only save flags state at the end of the TB, Aurelien Jarno, 2017/05/06
- [Qemu-devel] [PATCH v2 04/14] target/sh4: move DELAY_SLOT_TRUE flag into a separate global, Aurelien Jarno, 2017/05/06
- [Qemu-devel] [PATCH v2 14/14] target/sh4: trap unaligned accesses, Aurelien Jarno, 2017/05/06