[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v12 18/27] target/arm: [tcg, a64] Port to insn_start
From: |
Lluís Vilanova |
Subject: |
[Qemu-devel] [PATCH v12 18/27] target/arm: [tcg, a64] Port to insn_start |
Date: |
Fri, 7 Jul 2017 14:54:14 +0200 |
User-agent: |
StGit/0.17.1-dirty |
Incrementally paves the way towards using the generic instruction translation
loop.
Signed-off-by: Lluís Vilanova <address@hidden>
Reviewed-by: Richard Henderson <address@hidden>
---
target/arm/translate-a64.c | 11 +++++++++--
1 file changed, 9 insertions(+), 2 deletions(-)
diff --git a/target/arm/translate-a64.c b/target/arm/translate-a64.c
index 5c04ff3d8b..dc91661df0 100644
--- a/target/arm/translate-a64.c
+++ b/target/arm/translate-a64.c
@@ -11247,6 +11247,14 @@ static void
aarch64_tr_init_disas_context(DisasContextBase *dcbase,
init_tmp_a64_array(dc);
}
+static void aarch64_tr_insn_start(DisasContextBase *dcbase, CPUState *cpu)
+{
+ DisasContext *dc = container_of(dcbase, DisasContext, base);
+
+ dc->insn_start_idx = tcg_op_buf_count();
+ tcg_gen_insn_start(dc->pc, 0, 0);
+}
+
void gen_intermediate_code_a64(DisasContextBase *dcbase, CPUState *cs,
TranslationBlock *tb)
{
@@ -11278,8 +11286,7 @@ void gen_intermediate_code_a64(DisasContextBase
*dcbase, CPUState *cs,
do {
dc->base.num_insns++;
- dc->insn_start_idx = tcg_op_buf_count();
- tcg_gen_insn_start(dc->pc, 0, 0);
+ aarch64_tr_insn_start(&dc->base, cs);
if (unlikely(!QTAILQ_EMPTY(&cs->breakpoints))) {
CPUBreakpoint *bp;
- [Qemu-devel] [PATCH v12 13/27] target/arm: [tcg] Port to DisasContextBase, (continued)
- [Qemu-devel] [PATCH v12 13/27] target/arm: [tcg] Port to DisasContextBase, Lluís Vilanova, 2017/07/07
- [Qemu-devel] [PATCH v12 14/27] target/arm: [tcg] Port to init_disas_context, Lluís Vilanova, 2017/07/07
- [Qemu-devel] [PATCH v12 15/27] target/arm: [tcg, a64] Port to init_disas_context, Lluís Vilanova, 2017/07/07
- [Qemu-devel] [PATCH v12 16/27] target/arm: [tcg] Port to tb_start, Lluís Vilanova, 2017/07/07
- [Qemu-devel] [PATCH v12 17/27] target/arm: [tcg] Port to insn_start, Lluís Vilanova, 2017/07/07
- [Qemu-devel] [PATCH v12 18/27] target/arm: [tcg, a64] Port to insn_start,
Lluís Vilanova <=
- [Qemu-devel] [PATCH v12 19/27] target/arm: [tcg] Port to breakpoint_check, Lluís Vilanova, 2017/07/07
- [Qemu-devel] [PATCH v12 20/27] target/arm: [tcg, a64] Port to breakpoint_check, Lluís Vilanova, 2017/07/07
- [Qemu-devel] [PATCH v12 21/27] target/arm: [tcg] Port to translate_insn, Lluís Vilanova, 2017/07/07
- [Qemu-devel] [PATCH v12 22/27] target/arm: [tcg, a64] Port to translate_insn, Lluís Vilanova, 2017/07/07
- [Qemu-devel] [PATCH v12 23/27] target/arm: [tcg] Port to tb_stop, Lluís Vilanova, 2017/07/07
- [Qemu-devel] [PATCH v12 24/27] target/arm: [tcg, a64] Port to tb_stop, Lluís Vilanova, 2017/07/07
- [Qemu-devel] [PATCH v12 25/27] target/arm: [tcg] Port to disas_log, Lluís Vilanova, 2017/07/07