[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v4 5/7] riscv: Enable VGA and PCIE_VGA
From: |
Alistair Francis |
Subject: |
[Qemu-devel] [PATCH v4 5/7] riscv: Enable VGA and PCIE_VGA |
Date: |
Wed, 29 Aug 2018 10:57:02 -0700 |
Enable compile support for VGA devices. This allows the user to conenct
a display by adding '-device bochs-display -display sdl' to their
command line argument.
Signed-off-by: Alistair Francis <address@hidden>
---
default-configs/riscv32-softmmu.mak | 3 +++
default-configs/riscv64-softmmu.mak | 3 +++
hw/riscv/virt.c | 4 ++--
3 files changed, 8 insertions(+), 2 deletions(-)
diff --git a/default-configs/riscv32-softmmu.mak
b/default-configs/riscv32-softmmu.mak
index 2c943e2669..fcefa68f1e 100644
--- a/default-configs/riscv32-softmmu.mak
+++ b/default-configs/riscv32-softmmu.mak
@@ -8,3 +8,6 @@ CONFIG_CADENCE=y
CONFIG_PCI=y
CONFIG_PCI_GENERIC=y
+
+CONFIG_VGA=y
+CONFIG_VGA_PCI=y
diff --git a/default-configs/riscv64-softmmu.mak
b/default-configs/riscv64-softmmu.mak
index 2c943e2669..fcefa68f1e 100644
--- a/default-configs/riscv64-softmmu.mak
+++ b/default-configs/riscv64-softmmu.mak
@@ -8,3 +8,6 @@ CONFIG_CADENCE=y
CONFIG_PCI=y
CONFIG_PCI_GENERIC=y
+
+CONFIG_VGA=y
+CONFIG_VGA_PCI=y
diff --git a/hw/riscv/virt.c b/hw/riscv/virt.c
index 9bdeea38f2..d360d66e42 100644
--- a/hw/riscv/virt.c
+++ b/hw/riscv/virt.c
@@ -437,8 +437,8 @@ static void riscv_virt_board_init(MachineState *machine)
}
gpex_pcie_init(system_memory, 0, memmap[VIRT_PCIE].base,
- memmap[VIRT_PCIE].size, 0x40000000, 0x20000000,
- qdev_get_gpio_in(DEVICE(s->plic), PCIE_IRQ), true);
+ memmap[VIRT_PCIE].size, 0x40000000, 0x20000000,
+ qdev_get_gpio_in(DEVICE(s->plic), PCIE_IRQ), true);
serial_mm_init(system_memory, memmap[VIRT_UART0].base,
0, qdev_get_gpio_in(DEVICE(s->plic), UART0_IRQ), 399193,
--
2.17.1
- [Qemu-devel] [PATCH v4 0/7] Connect a PCIe host and graphics support to RISC-V, Alistair Francis, 2018/08/29
- [Qemu-devel] [PATCH v4 1/7] hw/riscv/virtio: Set the soc device tree node as a simple-bus, Alistair Francis, 2018/08/29
- [Qemu-devel] [PATCH v4 2/7] hw/riscv/spike: Set the soc device tree node as a simple-bus, Alistair Francis, 2018/08/29
- [Qemu-devel] [PATCH v4 3/7] hw/riscv/virt: Increase the number of interrupts, Alistair Francis, 2018/08/29
- [Qemu-devel] [PATCH v4 4/7] hw/riscv/virt: Connect the gpex PCIe, Alistair Francis, 2018/08/29
- [Qemu-devel] [PATCH v4 5/7] riscv: Enable VGA and PCIE_VGA,
Alistair Francis <=
- [Qemu-devel] [PATCH v4 6/7] hw/riscv/sifive_u: Connect the Xilinx PCIe, Alistair Francis, 2018/08/29
- [Qemu-devel] [PATCH v4 7/7] hw/riscv/virt: Connect a VirtIO net PCIe device, Alistair Francis, 2018/08/29