Re: [Qemu-devel] [PATCH for-3.2 v7 5/6] hw/riscv/sifive_u: Connect the Xilinx PCIe

[Logan Gunthorpe]

On 2018-11-21 12:02 p.m., Alistair Francis wrote:
> On Wed, Nov 21, 2018 at 10:50 AM Logan Gunthorpe <address@hidden> wrote:
>>
>>
>>
>> On 2018-11-21 11:32 a.m., Alistair Francis wrote:
>>> That seems like either a kernel or bbl issue.
>>>
>>> You need to make sure that bbl doesn't edit the device tree (to add
>>> the Microsemi device or remove the Xilinx one) and ensure your kernel
>>> supports the Xilinx one.
>>
>> Ok, how do I stop bbl from editing the device tree? I have a kernel with
>> Xilinx PCI support but it fails initializing on that machine (see below).
> 
> You should just be able to edit the source, grep for "microsemi".

I don't see any "microsemi" in my riscv-pk source...

Logan