[Top][All Lists]

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-devel] [PATCH v6 08/13] hardfloat: implement float32/64 additi

From: Emilio G. Cota
Subject: Re: [Qemu-devel] [PATCH v6 08/13] hardfloat: implement float32/64 addition and subtraction
Date: Tue, 4 Dec 2018 15:07:20 -0500
User-agent: Mutt/1.9.4 (2018-02-28)

On Tue, Dec 04, 2018 at 18:34:18 +0000, Alex Bennée wrote:
> Emilio G. Cota <address@hidden> writes:
> > Note that the IBM and ARM machines benefit from having
> > HARDFLOAT_2F{32,64}_USE_FP set to 0. Otherwise their performance
> > can suffer significantly:
> Is this just the latency of pushing the number into a SIMD register and
> checking the flags compared to a bitmask check?

That's the case in the generated x86 assembly, so I presume
the same it's happening in the other ISAs (I didn't check
the assembly there).

> Hmm the diff is confusing but the changes look fine in the final code:
> Reviewed-by: Alex Bennée <address@hidden>



reply via email to

[Prev in Thread] Current Thread [Next in Thread]