[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [PATCH] ftgmac100: implement the new MDIO interface on
Re: [Qemu-devel] [PATCH] ftgmac100: implement the new MDIO interface on Aspeed SoC
Thu, 17 Jan 2019 18:44:42 +0000
On Fri, 11 Jan 2019 at 12:58, Cédric Le Goater <address@hidden> wrote:
> The PHY behind the MAC of an Aspeed SoC can be controlled using two
> different MDC/MDIO interfaces. The same registers PHYCR (MAC60) and
> PHYDATA (MAC64) are involved but they have a different layout.
> BIT31 of the Feature Register (MAC40) controls which MDC/MDIO
> interface is active.
> Signed-off-by: Cédric Le Goater <address@hidden>
Applied to target-arm.next, thanks.