[Top][All Lists]

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-devel] [PATCH v10 00/14] More fully implement ARM PMUv3

From: Peter Maydell
Subject: Re: [Qemu-devel] [PATCH v10 00/14] More fully implement ARM PMUv3
Date: Fri, 18 Jan 2019 14:13:58 +0000

On Tue, 11 Dec 2018 at 15:20, Aaron Lindsay
<address@hidden> wrote:
> The ARM PMU implementation currently contains a basic cycle counter, but
> it is often useful to gather counts of other events, filter them based
> on execution mode, and/or be notified on counter overflow. These patches
> flesh out the implementations of various PMU registers including
> PM[X]EVCNTR and PM[X]EVTYPER, add a struct definition to represent
> arbitrary counter types, implement mode filtering, send interrupts on
> counter overflow, and add instruction, cycle, and software increment
> events.
> Since v9 [1] I have made the following changes:
> * Added a clarifying comment about how the PMU timer's migration is
>   handled
> * Added a check against implementing PMCEID[23] if ID_DFR0.PerfMon ==
>   0xf
> * Added TRACEFILT to the ID_DFR0 field definitions
> [1] - https://lists.gnu.org/archive/html/qemu-devel/2018-12/msg00805.html

Richard has made some comments on patch 14; since 1-13 have
all been reviewed now I'm going to apply those to target-arm.next.

-- PMM

reply via email to

[Prev in Thread] Current Thread [Next in Thread]