[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [Bug 1826568] Re: RISC-V Disassembler/translator instructio
|
From: |
Peter Maydell |
|
Subject: |
[Qemu-devel] [Bug 1826568] Re: RISC-V Disassembler/translator instruction decoding disagreement |
|
Date: |
Tue, 07 May 2019 09:30:13 -0000 |
I've encountered this message before for invalid instructions, and it
often doesn't really mean there was an error. In particular for variable
instruction length ISAs you'll see the error if the translator reads
part of the insn and determines that it's invalid without needing to
read the rest of it -- https://lists.gnu.org/archive/html/qemu-
devel/2017-06/msg06845.html talks about a case of that for x86.
--
You received this bug notification because you are a member of qemu-
devel-ml, which is subscribed to QEMU.
https://bugs.launchpad.net/bugs/1826568
Title:
RISC-V Disassembler/translator instruction decoding disagreement
Status in QEMU:
New
Bug description:
When running QEMU V3.1.0 for platform RISC-V, 64bit, Spike V1.10 with "-d
in_asm -singlestep -D qemu_log.txt", my (faulty) test code brought up this
message in the logs:
0x000000008002cade: 051300009517e2bf illegal
Disassembler disagrees with translator over instruction decoding
Please report this to address@hidden
You may want to resolve the disagreement.
Axel
To manage notifications about this bug go to:
https://bugs.launchpad.net/qemu/+bug/1826568/+subscriptions