[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v2 0/5] Introduce cpu die topology and enable CPUID.
From: |
Like Xu |
Subject: |
[Qemu-devel] [PATCH v2 0/5] Introduce cpu die topology and enable CPUID.1F for i386 |
Date: |
Tue, 21 May 2019 00:50:51 +0800 |
Multi-chip packaging technology allows integration of multi-cores in one die
and multi-dies in one single package, for example Intel CLX-AP or AMD EPYC.
This kind of integration can be enabled by high-performance, heterogeneous,
multi-dies interconnect technology, providing a more cost-effective manner.
QEMU and guests may take advantages of multi-dies host for such as guest
placing or energy efficiency management...
This patch series extend the CPU topology to the socket/dies/core/thread model,
allowing the setting of dies number per one socket on -smp qemu command. For
i386, it upgrades APIC_IDs generation and reversion functions with a new exposed
leaf called CPUID.1F, which is a preferred superset to leaf 0BH. The CPUID.1F
spec is on https://software.intel.com/en-us/articles/intel-sdm, 3-190 Vol 2A.
E.g. we use -smp 4,dies=2,cores=2,threads=1 to run an MCP kvm-guest,
check raw cpuid data and the expected output from guest is following:
0x0000001f 0x00: eax=0x00000000 ebx=0x00000001 ecx=0x00000100 edx=0x00000002
0x0000001f 0x01: eax=0x00000001 ebx=0x00000002 ecx=0x00000201 edx=0x00000001
0x0000001f 0x02: eax=0x00000002 ebx=0x00000004 ecx=0x00000502 edx=0x00000003
0x0000001f 0x03: eax=0x00000000 ebx=0x00000000 ecx=0x00000003 edx=0x00000001
==changelog==
v2:
- Enable cpu die-level topolgy only for PCMachine and X86CPU
- Minimize cpuid.0.eax to the setting value actually used by guest
- Update cmd line -smps docs for die-level configurations
- Refactoring topo-bit tests for x86_apicid_from_cpu_idx() with nr_dies
- Based on "[PATCH v3 00/10] Refactor cpu topo into machine properties"
- Rebase to commit 2259637b95bef3116cc262459271de08e038cc66
v1: https://patchwork.kernel.org/cover/10876667/
Like Xu (5):
target/i386: Add cpu die-level topology support for X86CPU
i386/cpu: Consolidate die-id validity in smp context
vl.c: Add -smp, dies=* command line support and update -smp doc
i386/cpu: Update apicid parsing rules and topo-bit tests for dies
target/i386: Add CPUID.1F generation support for multi-die PCMachine
hmp.c | 3 ++
hw/core/machine.c | 12 +++++
hw/i386/pc.c | 52 +++++++++++++++++-----
include/hw/i386/pc.h | 2 +
include/hw/i386/topology.h | 76 +++++++++++++++++++++++---------
qapi/misc.json | 6 ++-
qemu-options.hx | 17 ++++----
target/i386/cpu.c | 59 ++++++++++++++++++++++---
target/i386/cpu.h | 7 +++
target/i386/kvm.c | 30 ++++++++++++-
tests/test-x86-cpuid.c | 84 ++++++++++++++++++-----------------
vl.c | 89 +++++++++++++++++++++++++++++++++++++-
12 files changed, 347 insertions(+), 90 deletions(-)
--
2.21.0
- [Qemu-devel] [PATCH v2 0/5] Introduce cpu die topology and enable CPUID.1F for i386,
Like Xu <=
- [Qemu-devel] [PATCH v2 2/5] i386/cpu: Consolidate die-id validity in smp context, Like Xu, 2019/05/21
- [Qemu-devel] [PATCH v2 5/5] target/i386: Add CPUID.1F generation support for multi-die PCMachine, Like Xu, 2019/05/21
- [Qemu-devel] [PATCH v2 3/5] vl.c: Add -smp, dies=* command line support and update -smp doc, Like Xu, 2019/05/21
- [Qemu-devel] [PATCH v2 1/5] target/i386: Add cpu die-level topology support for X86CPU, Like Xu, 2019/05/21
- [Qemu-devel] [PATCH v2 4/5] i386/cpu: Update apicid parsing rules and topo-bit tests for dies, Like Xu, 2019/05/21