[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PULL 12/13] Add rx-softmmu
From: |
Richard Henderson |
Subject: |
[Qemu-devel] [PULL 12/13] Add rx-softmmu |
Date: |
Thu, 23 May 2019 10:00:58 -0400 |
From: Yoshinori Sato <address@hidden>
Tested-by: Philippe Mathieu-Daudé <address@hidden>
Reviewed-by: Philippe Mathieu-Daudé <address@hidden>
Signed-off-by: Yoshinori Sato <address@hidden>
Message-Id: <address@hidden>
Signed-off-by: Richard Henderson <address@hidden>
---
include/sysemu/arch_init.h | 1 +
arch_init.c | 2 ++
configure | 8 ++++++++
default-configs/rx-softmmu.mak | 3 +++
hw/Kconfig | 1 +
5 files changed, 15 insertions(+)
create mode 100644 default-configs/rx-softmmu.mak
diff --git a/include/sysemu/arch_init.h b/include/sysemu/arch_init.h
index 10cbafe970..3f4f844f7b 100644
--- a/include/sysemu/arch_init.h
+++ b/include/sysemu/arch_init.h
@@ -25,6 +25,7 @@ enum {
QEMU_ARCH_NIOS2 = (1 << 17),
QEMU_ARCH_HPPA = (1 << 18),
QEMU_ARCH_RISCV = (1 << 19),
+ QEMU_ARCH_RX = (1 << 20),
};
extern const uint32_t arch_type;
diff --git a/arch_init.c b/arch_init.c
index f4f3f610c8..cc25ddd7ca 100644
--- a/arch_init.c
+++ b/arch_init.c
@@ -74,6 +74,8 @@ int graphic_depth = 32;
#define QEMU_ARCH QEMU_ARCH_PPC
#elif defined(TARGET_RISCV)
#define QEMU_ARCH QEMU_ARCH_RISCV
+#elif defined(TARGET_RX)
+#define QEMU_ARCH QEMU_ARCH_RX
#elif defined(TARGET_S390X)
#define QEMU_ARCH QEMU_ARCH_S390X
#elif defined(TARGET_SH4)
diff --git a/configure b/configure
index 528b9ff705..dc04d6d13f 100755
--- a/configure
+++ b/configure
@@ -7578,6 +7578,11 @@ case "$target_name" in
gdb_xml_files="riscv-64bit-cpu.xml riscv-64bit-fpu.xml riscv-64bit-csr.xml"
target_compiler=$cross_cc_riscv64
;;
+ rx)
+ TARGET_ARCH=rx
+ bflt="yes"
+ target_compiler=$cross_cc_rx
+ ;;
sh4|sh4eb)
TARGET_ARCH=sh4
bflt="yes"
@@ -7798,6 +7803,9 @@ for i in $ARCH $TARGET_BASE_ARCH ; do
riscv*)
disas_config "RISCV"
;;
+ rx)
+ disas_config "RX"
+ ;;
s390*)
disas_config "S390"
;;
diff --git a/default-configs/rx-softmmu.mak b/default-configs/rx-softmmu.mak
new file mode 100644
index 0000000000..a3eecefb11
--- /dev/null
+++ b/default-configs/rx-softmmu.mak
@@ -0,0 +1,3 @@
+# Default configuration for rx-softmmu
+
+CONFIG_RX_VIRT=y
diff --git a/hw/Kconfig b/hw/Kconfig
index 88b9f15007..63a071092e 100644
--- a/hw/Kconfig
+++ b/hw/Kconfig
@@ -53,6 +53,7 @@ source nios2/Kconfig
source openrisc/Kconfig
source ppc/Kconfig
source riscv/Kconfig
+source rx/Kconfig
source s390x/Kconfig
source sh4/Kconfig
source sparc/Kconfig
--
2.17.1
- [Qemu-devel] [PULL 03/13] target/rx: CPU definition, (continued)
- [Qemu-devel] [PULL 03/13] target/rx: CPU definition, Richard Henderson, 2019/05/23
- [Qemu-devel] [PULL 11/13] target/rx: Convert to CPUClass::tlb_fill, Richard Henderson, 2019/05/23
- [Qemu-devel] [PULL 07/13] hw/char: RX62N serial communication interface (SCI), Richard Henderson, 2019/05/23
- [Qemu-devel] [PULL 10/13] hw/registerfields.h: Add 8bit and 16bit register macros, Richard Henderson, 2019/05/23
- [Qemu-devel] [PULL 05/13] hw/intc: RX62N interrupt controller (ICUa), Richard Henderson, 2019/05/23
- [Qemu-devel] [PULL 06/13] hw/timer: RX62N internal timer modules, Richard Henderson, 2019/05/23
- [Qemu-devel] [PULL 13/13] MAINTAINERS: Add RX, Richard Henderson, 2019/05/23
- [Qemu-devel] [PULL 09/13] qemu/bitops.h: Add extract8 and extract16, Richard Henderson, 2019/05/23
- [Qemu-devel] [PULL 01/13] target/rx: TCG translation, Richard Henderson, 2019/05/23
- [Qemu-devel] [PULL 12/13] Add rx-softmmu,
Richard Henderson <=
- [Qemu-devel] [PULL 02/13] target/rx: TCG helper, Richard Henderson, 2019/05/23
- [Qemu-devel] [PULL 08/13] hw/rx: RX Target hardware definition, Richard Henderson, 2019/05/23
- [Qemu-devel] [PULL 04/13] target/rx: RX disassembler, Richard Henderson, 2019/05/23
- Re: [Qemu-devel] [PULL 00/13] Add RX architecture, Peter Maydell, 2019/05/24
- Re: [Qemu-devel] [PULL 00/13] Add RX architecture, no-reply, 2019/05/24