[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v16 00/23] Add RX architecture
From: |
Richard Henderson |
Subject: |
[Qemu-devel] [PATCH v16 00/23] Add RX architecture |
Date: |
Fri, 31 May 2019 08:42:52 -0500 |
The v14 patch set, from which I had prepared the pull request,
contained errors within make check-qtest-rx. I have added 4
new patches, 12 through 15, to address those failures. These
are placed before the enablement patch 16 so that there is no
point at which these tests both run and fail.
I have not tried to extract the changes that Sato-san made in
his v15 patch set and folded in to previous patches.
I have appended the disassembler patches that have been reviewed.
Hopefully this is the version that can be merged, so that normal
development can proceed from there.
r~
Richard Henderson (11):
target/rx: Convert to CPUClass::tlb_fill
target/rx: Add RX to SysEmuTarget
target/rx: Fix cpu types and names
tests: Add rx to machine-none-test.c
hw/rx: Honor -accel qtest
target/rx: Disassemble rx_index_addr into a string
target/rx: Replace operand with prt_ldmi in disassembler
target/rx: Use prt_ldmi for XCHG_mr disassembly
target/rx: Emit all disassembly in one prt()
target/rx: Collect all bytes during disassembly
target/rx: Dump bytes for each insn during disassembly
Yoshinori Sato (12):
target/rx: TCG translation
target/rx: TCG helper
target/rx: CPU definition
target/rx: RX disassembler
hw/intc: RX62N interrupt controller (ICUa)
hw/timer: RX62N internal timer modules
hw/char: RX62N serial communication interface (SCI)
hw/rx: RX Target hardware definition
qemu/bitops.h: Add extract8 and extract16
hw/registerfields.h: Add 8bit and 16bit register macros
Add rx-softmmu
MAINTAINERS: Add RX
include/disas/dis-asm.h | 5 +
include/hw/char/renesas_sci.h | 45 +
include/hw/intc/rx_icu.h | 56 +
include/hw/registerfields.h | 32 +-
include/hw/rx/rx.h | 7 +
include/hw/rx/rx62n.h | 94 ++
include/hw/timer/renesas_cmt.h | 38 +
include/hw/timer/renesas_tmr.h | 53 +
include/qemu/bitops.h | 38 +
include/sysemu/arch_init.h | 1 +
target/rx/cpu.h | 227 +++
target/rx/helper.h | 31 +
arch_init.c | 2 +
hw/char/renesas_sci.c | 340 +++++
hw/intc/rx_icu.c | 376 +++++
hw/rx/rx-virt.c | 105 ++
hw/rx/rx62n.c | 246 ++++
hw/timer/renesas_cmt.c | 275 ++++
hw/timer/renesas_tmr.c | 455 ++++++
target/rx/cpu.c | 245 ++++
target/rx/disas.c | 1446 +++++++++++++++++++
target/rx/gdbstub.c | 112 ++
target/rx/helper.c | 148 ++
target/rx/monitor.c | 38 +
target/rx/op_helper.c | 470 ++++++
target/rx/translate.c | 2432 ++++++++++++++++++++++++++++++++
tests/machine-none-test.c | 1 +
MAINTAINERS | 19 +
configure | 8 +
default-configs/rx-softmmu.mak | 3 +
hw/Kconfig | 1 +
hw/char/Kconfig | 3 +
hw/char/Makefile.objs | 1 +
hw/intc/Kconfig | 3 +
hw/intc/Makefile.objs | 1 +
hw/rx/Kconfig | 14 +
hw/rx/Makefile.objs | 2 +
hw/timer/Kconfig | 6 +
hw/timer/Makefile.objs | 3 +
qapi/common.json | 3 +-
target/rx/Makefile.objs | 12 +
target/rx/insns.decode | 621 ++++++++
42 files changed, 8016 insertions(+), 2 deletions(-)
create mode 100644 include/hw/char/renesas_sci.h
create mode 100644 include/hw/intc/rx_icu.h
create mode 100644 include/hw/rx/rx.h
create mode 100644 include/hw/rx/rx62n.h
create mode 100644 include/hw/timer/renesas_cmt.h
create mode 100644 include/hw/timer/renesas_tmr.h
create mode 100644 target/rx/cpu.h
create mode 100644 target/rx/helper.h
create mode 100644 hw/char/renesas_sci.c
create mode 100644 hw/intc/rx_icu.c
create mode 100644 hw/rx/rx-virt.c
create mode 100644 hw/rx/rx62n.c
create mode 100644 hw/timer/renesas_cmt.c
create mode 100644 hw/timer/renesas_tmr.c
create mode 100644 target/rx/cpu.c
create mode 100644 target/rx/disas.c
create mode 100644 target/rx/gdbstub.c
create mode 100644 target/rx/helper.c
create mode 100644 target/rx/monitor.c
create mode 100644 target/rx/op_helper.c
create mode 100644 target/rx/translate.c
create mode 100644 default-configs/rx-softmmu.mak
create mode 100644 hw/rx/Kconfig
create mode 100644 hw/rx/Makefile.objs
create mode 100644 target/rx/Makefile.objs
create mode 100644 target/rx/insns.decode
--
2.17.1
- [Qemu-devel] [PATCH v16 00/23] Add RX architecture,
Richard Henderson <=
- [Qemu-devel] [PATCH v16 02/23] target/rx: TCG helper, Richard Henderson, 2019/05/31
- [Qemu-devel] [PATCH v16 03/23] target/rx: CPU definition, Richard Henderson, 2019/05/31
- [Qemu-devel] [PATCH v16 05/23] hw/intc: RX62N interrupt controller (ICUa), Richard Henderson, 2019/05/31
- [Qemu-devel] [PATCH v16 04/23] target/rx: RX disassembler, Richard Henderson, 2019/05/31
- [Qemu-devel] [PATCH v16 07/23] hw/char: RX62N serial communication interface (SCI), Richard Henderson, 2019/05/31
- [Qemu-devel] [PATCH v16 06/23] hw/timer: RX62N internal timer modules, Richard Henderson, 2019/05/31
- [Qemu-devel] [PATCH v16 09/23] qemu/bitops.h: Add extract8 and extract16, Richard Henderson, 2019/05/31
- [Qemu-devel] [PATCH v16 01/23] target/rx: TCG translation, Richard Henderson, 2019/05/31
- [Qemu-devel] [PATCH v16 13/23] target/rx: Fix cpu types and names, Richard Henderson, 2019/05/31