[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v2 0/3] cputlb: Adjust tlb bswap implementation
From: |
Richard Henderson |
Subject: |
[Qemu-devel] [PATCH v2 0/3] cputlb: Adjust tlb bswap implementation |
Date: |
Thu, 12 Sep 2019 15:59:31 -0400 |
Changes from v1:
* Move QEMU_ALWAYS_INLINE to qemu/compiler.h.
* Rename some inline wrapper functions.
* Don't break TLB_NOTDIRTY in patch 3.
Blurb from v1:
The version that Tony came up with, and I reviewed, doesn't actually
work when applied to RAM. It only worked for i/o memory. This was
the root cause for
https://lists.gnu.org/archive/html/qemu-devel/2019-09/msg00036.html
I tried a couple of different approaches in load/store_helper, but
this is the one that didn't affect the normal case -- a simple tlb
miss against (non-swapped) ram.
r~
Richard Henderson (3):
cputlb: Disable __always_inline__ without optimization
cputlb: Replace switches in load/store_helper with callback
cputlb: Introduce TLB_BSWAP
include/exec/cpu-all.h | 2 +
include/qemu/compiler.h | 11 ++
accel/tcg/cputlb.c | 235 ++++++++++++++++++++--------------------
3 files changed, 132 insertions(+), 116 deletions(-)
--
2.17.1
- [Qemu-devel] [PATCH v2 0/3] cputlb: Adjust tlb bswap implementation,
Richard Henderson <=