[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v2 2/5] target/arm: Honor HCR_EL2.TID1 trapping requirements
From: |
Richard Henderson |
Subject: |
Re: [PATCH v2 2/5] target/arm: Honor HCR_EL2.TID1 trapping requirements |
Date: |
Mon, 2 Dec 2019 07:22:53 -0800 |
User-agent: |
Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.2.1 |
On 12/1/19 12:20 PM, Marc Zyngier wrote:
> HCR_EL2.TID1 mandates that access from EL1 to REVIDR_EL1, AIDR_EL1
> (and their 32bit equivalents) as well as TCMTR, TLBTR are trapped
> to EL2. QEMU ignores it, making it harder for a hypervisor to
> virtualize the HW (though to be fair, no known hypervisor actually
> cares).
>
> Do the right thing by trapping to EL2 if HCR_EL2.TID1 is set.
>
> Reviewed-by: Edgar E. Iglesias <address@hidden>
> Signed-off-by: Marc Zyngier <address@hidden>
> ---
> target/arm/helper.c | 36 ++++++++++++++++++++++++++++++++----
> 1 file changed, 32 insertions(+), 4 deletions(-)
Reviewed-by: Richard Henderson <address@hidden>
r~
[PATCH v2 2/5] target/arm: Honor HCR_EL2.TID1 trapping requirements, Marc Zyngier, 2019/12/01
- Re: [PATCH v2 2/5] target/arm: Honor HCR_EL2.TID1 trapping requirements,
Richard Henderson <=
[PATCH v2 4/5] target/arm: Handle AArch32 CP15 trapping via HSTR_EL2, Marc Zyngier, 2019/12/01
Re: [PATCH v2 0/5] target/arm: More EL2 trapping fixes, Peter Maydell, 2019/12/06