|
From: | Bensch, Alexander |
Subject: | MIPS cache bypass on custom board |
Date: | Fri, 13 Dec 2019 18:59:12 +0000 |
Sensitive Hi all, Initially I assumed this was a caching problem, as I know that the SPI registers are located in the KSEG1 memory segment which uses uncached writes, while the flash mapping is in KSEG0 with cached writes. I also can see that QEMU has logic
to handle caching in a few source files within targets/mips/. However, when I read from addresses in the KSEG1 region, I still see contents from the KSEG0 region.
My question is whether there is any way to configure a MIPS board such that I can correctly bypass the cache for KSEG1 as expressed by the MIPS documentation?
Apologies if details are lacking. Please request more info if needed. Thank you, Alex Bensch Performance Testing Engineer Centreville, Virginia 20120 PARSONS - Envision More NOTICE: This email message and all attachments transmitted with it may contain privileged and confidential information, and information that is protected by, and proprietary to, Parsons Corporation,
and is intended solely for the use of the addressee for the specific purpose set forth in this communication. If the reader of this message is not the intended recipient, you are hereby notified that any reading, dissemination, distribution, copying, or other
use of this message or its attachments is strictly prohibited, and you should delete this message and all copies and backups thereof. The recipient may not further distribute or use any of the information contained herein without the express written authorization
of the sender. If you have received this message in error, or if you have any questions regarding the use of the proprietary information contained therein, please contact the sender of this message immediately, and the sender will provide you with further
instructions.
|
[Prev in Thread] | Current Thread | [Next in Thread] |