[Top][All Lists]

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Bug 1862167] Re: Variation of SVE register size (qemu-user-aarch64)

From: Alex Bennée
Subject: [Bug 1862167] Re: Variation of SVE register size (qemu-user-aarch64)
Date: Tue, 11 Feb 2020 13:03:00 -0000

** Tags added: arm

** Changed in: qemu
       Status: New => Invalid

You received this bug notification because you are a member of qemu-
devel-ml, which is subscribed to QEMU.

  Variation of SVE register size (qemu-user-aarch64)

Status in QEMU:

Bug description:
  Specification of ARMv8-A SVE extention allows various values ​​for the
  size of the SVE register. On the other hand, it seems that the current
  qemu-aarch64 supports only the maximum length of 2048 bits as the SVE
  register size. I am writing an assembler program for a CPU that is
  compliant with ARMv8-A + SVE and has a 512-bit SVE register, but when
  this is run with qemu-user-aarch64, a 2048-bit load / store
  instruction is executed This causes a segmentation fault. Shouldn't
  qeum-user-aarch64 have an option to specify the SVE register size?

To manage notifications about this bug go to:

reply via email to

[Prev in Thread] Current Thread [Next in Thread]