qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH] Cadence: gem: fix wraparound in 64bit descriptors


From: Edgar E. Iglesias
Subject: Re: [PATCH] Cadence: gem: fix wraparound in 64bit descriptors
Date: Fri, 17 Apr 2020 17:46:06 +0200
User-agent: Mutt/1.10.1 (2018-07-13)

On Thu, Apr 16, 2020 at 12:02:47PM +0300, Ramon Fried wrote:
> Wraparound of TX descriptor cyclic buffer only updated
> the low 32 bits of the descriptor.
> Fix that by checking if we're working with 64bit descriptors.

Looks good to me, so with the indentation fix that Peter mentioned:

Reviewed-by: Edgar E. Iglesias <address@hidden>



> 
> Signed-off-by: Ramon Fried <address@hidden>
> ---
>  hw/net/cadence_gem.c | 9 ++++++++-
>  1 file changed, 8 insertions(+), 1 deletion(-)
> 
> diff --git a/hw/net/cadence_gem.c b/hw/net/cadence_gem.c
> index 51ec5a072d..b8ae21cc0d 100644
> --- a/hw/net/cadence_gem.c
> +++ b/hw/net/cadence_gem.c
> @@ -1238,7 +1238,14 @@ static void gem_transmit(CadenceGEMState *s)
>              /* read next descriptor */
>              if (tx_desc_get_wrap(desc)) {
>                  tx_desc_set_last(desc);
> -                packet_desc_addr = s->regs[GEM_TXQBASE];
> +
> +            if (s->regs[GEM_DMACFG] & GEM_DMACFG_ADDR_64B) {
> +                packet_desc_addr = s->regs[GEM_TBQPH];
> +                packet_desc_addr <<= 32;
> +            } else {
> +                packet_desc_addr = 0;
> +            }
> +                packet_desc_addr |= s->regs[GEM_TXQBASE];
>              } else {
>                  packet_desc_addr += 4 * gem_get_desc_len(s, false);
>              }
> -- 
> 2.26.0
> 



reply via email to

[Prev in Thread] Current Thread [Next in Thread]