[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v1 1/9] riscv/boot: Add a missing header include
|
From: |
Alistair Francis |
|
Subject: |
[PATCH v1 1/9] riscv/boot: Add a missing header include |
|
Date: |
Sat, 25 Apr 2020 04:29:01 -0700 |
From: Alistair Francis <address@hidden>
Signed-off-by: Alistair Francis <address@hidden>
---
include/hw/riscv/boot.h | 1 +
1 file changed, 1 insertion(+)
diff --git a/include/hw/riscv/boot.h b/include/hw/riscv/boot.h
index df80051fbc..1c37bfbb4f 100644
--- a/include/hw/riscv/boot.h
+++ b/include/hw/riscv/boot.h
@@ -21,6 +21,7 @@
#define RISCV_BOOT_H
#include "exec/cpu-defs.h"
+#include "hw/loader.h"
void riscv_find_and_load_firmware(MachineState *machine,
const char *default_machine_firmware,
--
2.26.2
- [PATCH v1 0/9] RISC-V Add the OpenTitan Machine, Alistair Francis, 2020/04/26
- [PATCH v1 1/9] riscv/boot: Add a missing header include,
Alistair Francis <=
- [PATCH v1 2/9] target/riscv: Don't overwrite the reset vector, Alistair Francis, 2020/04/26
- [PATCH v1 3/9] target/riscv: Add the lowRISC Ibex CPU, Alistair Francis, 2020/04/26
- [PATCH v1 5/9] hw/char: Initial commit of Ibex UART, Alistair Francis, 2020/04/26
- [PATCH v1 4/9] riscv: Initial commit of OpenTitan machine, Alistair Francis, 2020/04/26
- [PATCH v1 8/9] riscv/opentitan: Connect the UART device, Alistair Francis, 2020/04/26
- [PATCH v1 6/9] hw/intc: Initial commit of lowRISC Ibex PLIC, Alistair Francis, 2020/04/26
- [PATCH v1 7/9] riscv/opentitan: Connect the PLIC device, Alistair Francis, 2020/04/26
- [PATCH v1 9/9] target/riscv: Use a smaller guess size for no-MMU PMP, Alistair Francis, 2020/04/26