[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH] disas/riscv: Fix incorrect disassembly for `imm20` operand.
From: |
Wei Wu |
Subject: |
[PATCH] disas/riscv: Fix incorrect disassembly for `imm20` operand. |
Date: |
Tue, 7 Jul 2020 23:43:36 +0800 |
`imm20` operand type is used in LUI/AUIPC and other instructions.
The value should not be left shifted 12bits for disassembly output.
Signed-off-by: Wei Wu <lazyparser@gmail.com>
---
disas/riscv.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/disas/riscv.c b/disas/riscv.c
index 278d9be924..a2b6472bd8 100644
--- a/disas/riscv.c
+++ b/disas/riscv.c
@@ -2083,7 +2083,7 @@ static int32_t operand_imm12(rv_inst inst)
static int32_t operand_imm20(rv_inst inst)
{
- return (((int64_t)inst << 32) >> 44) << 12;
+ return ((int64_t)inst << 32) >> 44;
}
static int32_t operand_jimm20(rv_inst inst)
--
2.17.1
- [PATCH] disas/riscv: Fix incorrect disassembly for `imm20` operand.,
Wei Wu <=