[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PULL 12/35] Hexagon (target/hexagon) register fields
From: |
Richard Henderson |
Subject: |
[PULL 12/35] Hexagon (target/hexagon) register fields |
Date: |
Wed, 17 Feb 2021 15:40:00 -0800 |
From: Taylor Simpson <tsimpson@quicinc.com>
Declare bitfields within registers such as user status register (USR)
Signed-off-by: Taylor Simpson <tsimpson@quicinc.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <1612763186-18161-12-git-send-email-tsimpson@quicinc.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
target/hexagon/reg_fields.h | 36 +++++++++++++++++++++++++
target/hexagon/reg_fields_def.h.inc | 41 +++++++++++++++++++++++++++++
target/hexagon/reg_fields.c | 27 +++++++++++++++++++
3 files changed, 104 insertions(+)
create mode 100644 target/hexagon/reg_fields.h
create mode 100644 target/hexagon/reg_fields_def.h.inc
create mode 100644 target/hexagon/reg_fields.c
diff --git a/target/hexagon/reg_fields.h b/target/hexagon/reg_fields.h
new file mode 100644
index 0000000000..d3c86c942f
--- /dev/null
+++ b/target/hexagon/reg_fields.h
@@ -0,0 +1,36 @@
+/*
+ * Copyright(c) 2019-2021 Qualcomm Innovation Center, Inc. All Rights
Reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, see <http://www.gnu.org/licenses/>.
+ */
+
+#ifndef HEXAGON_REG_FIELDS_H
+#define HEXAGON_REG_FIELDS_H
+
+typedef struct {
+ int offset;
+ int width;
+} RegField;
+
+extern const RegField reg_field_info[];
+
+enum {
+#define DEF_REG_FIELD(TAG, START, WIDTH) \
+ TAG,
+#include "reg_fields_def.h.inc"
+ NUM_REG_FIELDS
+#undef DEF_REG_FIELD
+};
+
+#endif
diff --git a/target/hexagon/reg_fields_def.h.inc
b/target/hexagon/reg_fields_def.h.inc
new file mode 100644
index 0000000000..f2a58d486c
--- /dev/null
+++ b/target/hexagon/reg_fields_def.h.inc
@@ -0,0 +1,41 @@
+/*
+ * Copyright(c) 2019-2021 Qualcomm Innovation Center, Inc. All Rights
Reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, see <http://www.gnu.org/licenses/>.
+ */
+
+/*
+ * For registers that have individual fields, explain them here
+ * DEF_REG_FIELD(tag,
+ * bit start offset,
+ * width
+ */
+
+/* USR fields */
+DEF_REG_FIELD(USR_OVF, 0, 1)
+DEF_REG_FIELD(USR_FPINVF, 1, 1)
+DEF_REG_FIELD(USR_FPDBZF, 2, 1)
+DEF_REG_FIELD(USR_FPOVFF, 3, 1)
+DEF_REG_FIELD(USR_FPUNFF, 4, 1)
+DEF_REG_FIELD(USR_FPINPF, 5, 1)
+
+DEF_REG_FIELD(USR_LPCFG, 8, 2)
+
+DEF_REG_FIELD(USR_FPRND, 22, 2)
+
+DEF_REG_FIELD(USR_FPINVE, 25, 1)
+DEF_REG_FIELD(USR_FPDBZE, 26, 1)
+DEF_REG_FIELD(USR_FPOVFE, 27, 1)
+DEF_REG_FIELD(USR_FPUNFE, 28, 1)
+DEF_REG_FIELD(USR_FPINPE, 29, 1)
diff --git a/target/hexagon/reg_fields.c b/target/hexagon/reg_fields.c
new file mode 100644
index 0000000000..bdcab79428
--- /dev/null
+++ b/target/hexagon/reg_fields.c
@@ -0,0 +1,27 @@
+/*
+ * Copyright(c) 2019-2021 Qualcomm Innovation Center, Inc. All Rights
Reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, see <http://www.gnu.org/licenses/>.
+ */
+
+#include "qemu/osdep.h"
+#include "reg_fields.h"
+
+const RegField reg_field_info[] = {
+#define DEF_REG_FIELD(TAG, START, WIDTH) \
+ { START, WIDTH },
+#include "reg_fields_def.h.inc"
+ { 0, 0 }
+#undef DEF_REG_FIELD
+};
--
2.25.1
- [PULL 02/35] Hexagon Update MAINTAINERS file, (continued)
- [PULL 02/35] Hexagon Update MAINTAINERS file, Richard Henderson, 2021/02/17
- [PULL 03/35] Hexagon (target/hexagon) README, Richard Henderson, 2021/02/17
- [PULL 04/35] Hexagon (include/elf.h) ELF machine definition, Richard Henderson, 2021/02/17
- [PULL 05/35] Hexagon (target/hexagon) scalar core definition, Richard Henderson, 2021/02/17
- [PULL 06/35] Hexagon (disas) disassembler, Richard Henderson, 2021/02/17
- [PULL 07/35] Hexagon (target/hexagon) register names, Richard Henderson, 2021/02/17
- [PULL 10/35] Hexagon (target/hexagon) architecture types, Richard Henderson, 2021/02/17
- [PULL 09/35] Hexagon (target/hexagon) GDB Stub, Richard Henderson, 2021/02/17
- [PULL 08/35] Hexagon (target/hexagon) scalar core helpers, Richard Henderson, 2021/02/17
- [PULL 11/35] Hexagon (target/hexagon) instruction and packet types, Richard Henderson, 2021/02/17
- [PULL 12/35] Hexagon (target/hexagon) register fields,
Richard Henderson <=
- [PULL 13/35] Hexagon (target/hexagon) instruction attributes, Richard Henderson, 2021/02/17
- [PULL 14/35] Hexagon (target/hexagon) instruction/packet decode, Richard Henderson, 2021/02/17
- [PULL 15/35] Hexagon (target/hexagon) instruction printing, Richard Henderson, 2021/02/17
- [PULL 16/35] Hexagon (target/hexagon/arch.[ch]) utility functions, Richard Henderson, 2021/02/17
- [PULL 17/35] Hexagon (target/hexagon/conv_emu.[ch]) utility functions, Richard Henderson, 2021/02/17
- [PULL 18/35] Hexagon (target/hexagon/fma_emu.[ch]) utility functions, Richard Henderson, 2021/02/17
- [PULL 19/35] Hexagon (target/hexagon/imported) arch import, Richard Henderson, 2021/02/17
- [PULL 22/35] Hexagon (target/hexagon) generator phase 3 - C preprocessor for decode tree, Richard Henderson, 2021/02/17
- [PULL 21/35] Hexagon (target/hexagon) generator phase 2 - generate header files, Richard Henderson, 2021/02/17
- [PULL 23/35] Hexagon (target/hexagon) generater phase 4 - decode tree, Richard Henderson, 2021/02/17