[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v20 04/17] target/i386: fix host_cpu_adjust_phys_bits error handl
From: |
Claudio Fontana |
Subject: |
[PATCH v20 04/17] target/i386: fix host_cpu_adjust_phys_bits error handling |
Date: |
Thu, 18 Feb 2021 18:21:43 +0100 |
move the check for phys_bits outside of host_cpu_adjust_phys_bits,
because otherwise it is impossible to return an error condition
explicitly.
Signed-off-by: Claudio Fontana <cfontana@suse.de>
Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
---
target/i386/host-cpu.c | 22 ++++++++++++----------
1 file changed, 12 insertions(+), 10 deletions(-)
diff --git a/target/i386/host-cpu.c b/target/i386/host-cpu.c
index 9cfe56ce41..d07d41c34c 100644
--- a/target/i386/host-cpu.c
+++ b/target/i386/host-cpu.c
@@ -50,7 +50,7 @@ static void host_cpu_enable_cpu_pm(X86CPU *cpu)
env->features[FEAT_1_ECX] |= CPUID_EXT_MONITOR;
}
-static uint32_t host_cpu_adjust_phys_bits(X86CPU *cpu, Error **errp)
+static uint32_t host_cpu_adjust_phys_bits(X86CPU *cpu)
{
uint32_t host_phys_bits = host_cpu_phys_bits();
uint32_t phys_bits = cpu->phys_bits;
@@ -77,14 +77,6 @@ static uint32_t host_cpu_adjust_phys_bits(X86CPU *cpu, Error
**errp)
}
}
- if (phys_bits &&
- (phys_bits > TARGET_PHYS_ADDR_SPACE_BITS ||
- phys_bits < 32)) {
- error_setg(errp, "phys-bits should be between 32 and %u "
- " (but is %u)",
- TARGET_PHYS_ADDR_SPACE_BITS, phys_bits);
- }
-
return phys_bits;
}
@@ -97,7 +89,17 @@ void host_cpu_realizefn(CPUState *cs, Error **errp)
host_cpu_enable_cpu_pm(cpu);
}
if (env->features[FEAT_8000_0001_EDX] & CPUID_EXT2_LM) {
- cpu->phys_bits = host_cpu_adjust_phys_bits(cpu, errp);
+ uint32_t phys_bits = host_cpu_adjust_phys_bits(cpu);
+
+ if (phys_bits &&
+ (phys_bits > TARGET_PHYS_ADDR_SPACE_BITS ||
+ phys_bits < 32)) {
+ error_setg(errp, "phys-bits should be between 32 and %u "
+ " (but is %u)",
+ TARGET_PHYS_ADDR_SPACE_BITS, phys_bits);
+ return;
+ }
+ cpu->phys_bits = phys_bits;
}
}
--
2.26.2
- [PATCH v20 00/17] i386 cleanup PART 2, Claudio Fontana, 2021/02/18
- [PATCH v20 02/17] cpu: call AccelCPUClass::cpu_realizefn in cpu_exec_realizefn, Claudio Fontana, 2021/02/18
- [PATCH v20 04/17] target/i386: fix host_cpu_adjust_phys_bits error handling,
Claudio Fontana <=
- [PATCH v20 03/17] accel: introduce new accessor functions, Claudio Fontana, 2021/02/18
- [PATCH v20 01/17] i386: split cpu accelerators from cpu.c, using AccelCPUClass, Claudio Fontana, 2021/02/18
- [PATCH v20 05/17] accel-cpu: make cpu_realizefn return a bool, Claudio Fontana, 2021/02/18
- [PATCH v20 06/17] meson: add target_user_arch, Claudio Fontana, 2021/02/18
- [PATCH v20 07/17] i386: split off softmmu-only functionality in tcg-cpu, Claudio Fontana, 2021/02/18
- [PATCH v20 10/17] i386: move TCG btp_helper into softmmu/, Claudio Fontana, 2021/02/18
- [PATCH v20 08/17] i386: split smm helper (softmmu), Claudio Fontana, 2021/02/18
- [PATCH v20 09/17] i386: split tcg excp_helper into softmmu and user parts, Claudio Fontana, 2021/02/18