[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PULL v2 26/42] target/riscv/pmp: Remove outdated comment
From: |
Alistair Francis |
Subject: |
[PULL v2 26/42] target/riscv/pmp: Remove outdated comment |
Date: |
Thu, 6 May 2021 09:22:56 +1000 |
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
Message-id:
10387eec21d2f17c499a78fdba85280cab4dd27f.1618812899.git.alistair.francis@wdc.com
---
target/riscv/pmp.c | 4 ----
1 file changed, 4 deletions(-)
diff --git a/target/riscv/pmp.c b/target/riscv/pmp.c
index e1f5776316..78203291de 100644
--- a/target/riscv/pmp.c
+++ b/target/riscv/pmp.c
@@ -19,10 +19,6 @@
* this program. If not, see <http://www.gnu.org/licenses/>.
*/
-/*
- * PMP (Physical Memory Protection) is as-of-yet unused and needs testing.
- */
-
#include "qemu/osdep.h"
#include "qemu/log.h"
#include "qapi/error.h"
--
2.31.1
- [PULL v2 16/42] hw/riscv: Enable VIRTIO_VGA for RISC-V virt machine, (continued)
- [PULL v2 16/42] hw/riscv: Enable VIRTIO_VGA for RISC-V virt machine, Alistair Francis, 2021/05/05
- [PULL v2 17/42] riscv: don't look at SUM when accessing memory from a debugger context, Alistair Francis, 2021/05/05
- [PULL v2 18/42] target/riscv: Fixup saturate subtract function, Alistair Francis, 2021/05/05
- [PULL v2 19/42] docs: Add documentation for shakti_c machine, Alistair Francis, 2021/05/05
- [PULL v2 20/42] target/riscv: Fix the PMP is locked check when using TOR, Alistair Francis, 2021/05/05
- [PULL v2 21/42] target/riscv: Define ePMP mseccfg, Alistair Francis, 2021/05/05
- [PULL v2 22/42] target/riscv: Add the ePMP feature, Alistair Francis, 2021/05/05
- [PULL v2 23/42] target/riscv: Add ePMP CSR access functions, Alistair Francis, 2021/05/05
- [PULL v2 24/42] target/riscv: Implementation of enhanced PMP (ePMP), Alistair Francis, 2021/05/05
- [PULL v2 25/42] target/riscv: Add a config option for ePMP, Alistair Francis, 2021/05/05
- [PULL v2 26/42] target/riscv/pmp: Remove outdated comment,
Alistair Francis <=
- [PULL v2 27/42] target/riscv: Add ePMP support for the Ibex CPU, Alistair Francis, 2021/05/05
- [PULL v2 28/42] target/riscv: fix vrgather macro index variable type bug, Alistair Francis, 2021/05/05
- [PULL v2 29/42] target/riscv: fix exception index on instruction access fault, Alistair Francis, 2021/05/05
- [PULL v2 30/42] hw/riscv: Fix OT IBEX reset vector, Alistair Francis, 2021/05/05
- [PULL v2 32/42] target/riscv: fix a typo with interrupt names, Alistair Francis, 2021/05/05
- [PULL v2 31/42] fpu/softfloat: set invalid excp flag for RISC-V muladd instructions, Alistair Francis, 2021/05/05
- [PULL v2 33/42] target/riscv: Remove the hardcoded RVXLEN macro, Alistair Francis, 2021/05/05
- [PULL v2 34/42] target/riscv: Remove the hardcoded SSTATUS_SD macro, Alistair Francis, 2021/05/05
- [PULL v2 35/42] target/riscv: Remove the hardcoded HGATP_MODE macro, Alistair Francis, 2021/05/05
- [PULL v2 36/42] target/riscv: Remove the hardcoded MSTATUS_SD macro, Alistair Francis, 2021/05/05