[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PULL v4 13/43] vl: Add sgx compound properties to expose SGX EPC se
From: |
Eric Blake |
Subject: |
Re: [PULL v4 13/43] vl: Add sgx compound properties to expose SGX EPC sections to guest |
Date: |
Wed, 8 Sep 2021 09:52:40 -0500 |
User-agent: |
NeoMutt/20210205-739-420e15 |
On Wed, Sep 08, 2021 at 12:03:56PM +0200, Paolo Bonzini wrote:
> From: Sean Christopherson <sean.j.christopherson@intel.com>
>
> Because SGX EPC is enumerated through CPUID, EPC "devices" need to be
> realized prior to realizing the vCPUs themselves, i.e. long before
> generic devices are parsed and realized. From a virtualization
> perspective, the CPUID aspect also means that EPC sections cannot be
> hotplugged without paravirtualizing the guest kernel (hardware does
> not support hotplugging as EPC sections must be locked down during
> pre-boot to provide EPC's security properties).
>
> qapi/machine.json | 26 +++++++++++++++
> qemu-options.hx | 10 ++++--
> 9 files changed, 166 insertions(+), 8 deletions(-)
> create mode 100644 hw/i386/sgx.c
...
> +++ b/qapi/machine.json
> @@ -1194,6 +1194,32 @@
> }
> }
>
> +##
> +# @SgxEPC:
> +#
> +# Sgx EPC cmdline information
> +#
> +# @memdev: memory backend linked with device
> +#
> +# Since: 6.1
Another instance where we'll want the followup patch to correct things
to 6.2.
> +##
> +{ 'struct': 'SgxEPC',
> + 'data': { 'memdev': 'str' }
> +}
> +
> +##
> +# @SgxEPCProperties:
> +#
> +# Properties for SgxEPC objects.
> +#
> +# @sgx-epc: sgx epc section properties.
> +#
> +# Since: 6.1
> +##
> +{ 'struct': 'SgxEPCProperties',
> + 'data': { 'sgx-epc': ['SgxEPC'] }
> +}
> +
> ##
> # @MemoryDeviceInfo:
> #
> diff --git a/qemu-options.hx b/qemu-options.hx
> index 8f603cc7e6..ceca52818a 100644
> --- a/qemu-options.hx
--
Eric Blake, Principal Software Engineer
Red Hat, Inc. +1-919-301-3266
Virtualization: qemu.org | libvirt.org
- [PULL v4 06/43] target/i386: Added ignore TPR check in ctl_has_irq, (continued)
- [PULL v4 06/43] target/i386: Added ignore TPR check in ctl_has_irq, Paolo Bonzini, 2021/09/08
- [PULL v4 11/43] qom: Add memory-backend-epc ObjectOptions support, Paolo Bonzini, 2021/09/08
- [PULL v4 04/43] target/i386: Moved int_ctl into CPUX86State structure, Paolo Bonzini, 2021/09/08
- [PULL v4 07/43] target/i386: Added changed priority check for VIRQ, Paolo Bonzini, 2021/09/08
- [PULL v4 08/43] target/i386: Added vVMLOAD and vVMSAVE feature, Paolo Bonzini, 2021/09/08
- [PULL v4 10/43] hostmem: Add hostmem-epc as a backend for SGX EPC, Paolo Bonzini, 2021/09/08
- [PULL v4 17/43] i386: Add SGX CPUID leaf FEAT_SGX_12_1_EAX, Paolo Bonzini, 2021/09/08
- [PULL v4 14/43] i386: Add primary SGX CPUID and MSR defines, Paolo Bonzini, 2021/09/08
- [PULL v4 13/43] vl: Add sgx compound properties to expose SGX EPC sections to guest, Paolo Bonzini, 2021/09/08
- Re: [PULL v4 13/43] vl: Add sgx compound properties to expose SGX EPC sections to guest,
Eric Blake <=
- [PULL v4 18/43] i386: Add get/set/migrate support for SGX_LEPUBKEYHASH MSRs, Paolo Bonzini, 2021/09/08
- [PULL v4 24/43] Adjust min CPUID level to 0x12 when SGX is enabled, Paolo Bonzini, 2021/09/08
- [PULL v4 12/43] i386: Add 'sgx-epc' device to expose EPC sections to guest, Paolo Bonzini, 2021/09/08
- [PULL v4 21/43] i386: Update SGX CPUID info according to hardware/KVM/user input, Paolo Bonzini, 2021/09/08
- [PULL v4 22/43] i386: kvm: Add support for exposing PROVISIONKEY to guest, Paolo Bonzini, 2021/09/08
- [PULL v4 19/43] fw_cfg: add etc/msr_feature_control, Paolo Bonzini, 2021/09/08
- [PULL v4 27/43] i386/pc: Add e820 entry for SGX EPC section(s), Paolo Bonzini, 2021/09/08
- [PULL v4 32/43] sgx-epc: Add the reset interface for sgx-epc virt device, Paolo Bonzini, 2021/09/08