[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v5 43/67] hw/core: Add TCGCPUOps.record_sigbus
From: |
Richard Henderson |
Subject: |
[PATCH v5 43/67] hw/core: Add TCGCPUOps.record_sigbus |
Date: |
Thu, 14 Oct 2021 21:10:29 -0700 |
Add a new user-only interface for updating cpu state before
raising a signal. This will take the place of do_unaligned_access
for user-only and should result in less boilerplate for each guest.
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
include/hw/core/tcg-cpu-ops.h | 23 +++++++++++++++++++++++
1 file changed, 23 insertions(+)
diff --git a/include/hw/core/tcg-cpu-ops.h b/include/hw/core/tcg-cpu-ops.h
index 8eadd404c8..e13898553a 100644
--- a/include/hw/core/tcg-cpu-ops.h
+++ b/include/hw/core/tcg-cpu-ops.h
@@ -135,6 +135,29 @@ struct TCGCPUOps {
void (*record_sigsegv)(CPUState *cpu, vaddr addr,
MMUAccessType access_type,
bool maperr, uintptr_t ra);
+ /**
+ * record_sigbus:
+ * @cpu: cpu context
+ * @addr: misaligned guest address
+ * @access_type: access was read/write/execute
+ * @ra: host pc for unwinding
+ *
+ * We are about to raise SIGBUS with si_code BUS_ADRALN,
+ * and si_addr set for @addr. Record anything further needed
+ * for the signal ucontext_t.
+ *
+ * If the emulated kernel does not provide the signal handler with
+ * anything besides the user context registers, and the siginfo_t,
+ * then this hook need do nothing and may be omitted.
+ * Otherwise, record the data and return; the caller will raise
+ * the signal, unwind the cpu state, and return to the main loop.
+ *
+ * If it is simpler to re-use the sysemu do_unaligned_access code,
+ * @ra is provided so that a "normal" cpu exception can be raised.
+ * In this case, the signal must be raised by the architecture cpu_loop.
+ */
+ void (*record_sigbus)(CPUState *cpu, vaddr addr,
+ MMUAccessType access_type, uintptr_t ra);
#endif /* CONFIG_SOFTMMU */
#endif /* NEED_CPU_H */
--
2.25.1
- [PATCH v5 32/67] linux-user/openrisc: Adjust signal for EXCP_RANGE, EXCP_FPE, (continued)
- [PATCH v5 32/67] linux-user/openrisc: Adjust signal for EXCP_RANGE, EXCP_FPE, Richard Henderson, 2021/10/15
- [PATCH v5 27/67] target/i386: Implement x86_cpu_record_sigsegv, Richard Henderson, 2021/10/15
- [PATCH v5 39/67] target/sparc: Make sparc_cpu_tlb_fill sysemu only, Richard Henderson, 2021/10/15
- [PATCH v5 29/67] target/microblaze: Make mb_cpu_tlb_fill sysemu only, Richard Henderson, 2021/10/15
- [PATCH v5 40/67] target/xtensa: Make xtensa_cpu_tlb_fill sysemu only, Richard Henderson, 2021/10/15
- [PATCH v5 41/67] accel/tcg: Restrict TCGCPUOps::tlb_fill() to sysemu, Richard Henderson, 2021/10/15
- [PATCH v5 42/67] Revert "cpu: Move cpu_common_props to hw/core/cpu.c", Richard Henderson, 2021/10/15
- [PATCH v5 44/67] linux-user: Add cpu_loop_exit_sigbus, Richard Henderson, 2021/10/15
- [PATCH v5 43/67] hw/core: Add TCGCPUOps.record_sigbus,
Richard Henderson <=
- [PATCH v5 49/67] target/ppc: Move SPR_DSISR setting to powerpc_excp, Richard Henderson, 2021/10/15
- [PATCH v5 45/67] target/alpha: Implement alpha_cpu_record_sigbus, Richard Henderson, 2021/10/15
- [PATCH v5 48/67] target/microblaze: Do not set MO_ALIGN for user-only, Richard Henderson, 2021/10/15
- [PATCH v5 51/67] target/ppc: Restrict ppc_cpu_do_unaligned_access to sysemu, Richard Henderson, 2021/10/15
- [PATCH v5 52/67] target/s390x: Implement s390x_cpu_record_sigbus, Richard Henderson, 2021/10/15
- [PATCH v5 47/67] linux-user/hppa: Remove EXCP_UNALIGN handling, Richard Henderson, 2021/10/15