[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PULL 19/88] target/riscv: rvv-1.0: check MSTATUS_VS when accessing vect
From: |
Alistair Francis |
Subject: |
[PULL 19/88] target/riscv: rvv-1.0: check MSTATUS_VS when accessing vector csr registers |
Date: |
Mon, 20 Dec 2021 14:55:56 +1000 |
From: Frank Chang <frank.chang@sifive.com>
If VS field is off, accessing vector csr registers should raise an
illegal-instruction exception.
Signed-off-by: Frank Chang <frank.chang@sifive.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-Id: <20211210075704.23951-12-frank.chang@sifive.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
---
target/riscv/csr.c | 5 +++++
1 file changed, 5 insertions(+)
diff --git a/target/riscv/csr.c b/target/riscv/csr.c
index 5d1eec1ea0..3dfbc17738 100644
--- a/target/riscv/csr.c
+++ b/target/riscv/csr.c
@@ -48,6 +48,11 @@ static RISCVException fs(CPURISCVState *env, int csrno)
static RISCVException vs(CPURISCVState *env, int csrno)
{
if (env->misa_ext & RVV) {
+#if !defined(CONFIG_USER_ONLY)
+ if (!env->debugger && !riscv_cpu_vector_enabled(env)) {
+ return RISCV_EXCP_ILLEGAL_INST;
+ }
+#endif
return RISCV_EXCP_NONE;
}
return RISCV_EXCP_ILLEGAL_INST;
--
2.31.1
- [PULL 08/88] target/riscv: zfh: add Zfhmin cpu property, (continued)
- [PULL 08/88] target/riscv: zfh: add Zfhmin cpu property, Alistair Francis, 2021/12/19
- [PULL 11/88] target/riscv: rvv-1.0: add mstatus VS field, Alistair Francis, 2021/12/19
- [PULL 12/88] target/riscv: rvv-1.0: set mstatus.SD bit if mstatus.VS is dirty, Alistair Francis, 2021/12/19
- [PULL 10/88] target/riscv: Use FIELD_EX32() to extract wd field, Alistair Francis, 2021/12/19
- [PULL 13/88] target/riscv: rvv-1.0: add sstatus VS field, Alistair Francis, 2021/12/19
- [PULL 14/88] target/riscv: rvv-1.0: introduce writable misa.v field, Alistair Francis, 2021/12/19
- [PULL 15/88] target/riscv: rvv-1.0: add translation-time vector context status, Alistair Francis, 2021/12/19
- [PULL 17/88] target/riscv: rvv-1.0: add vcsr register, Alistair Francis, 2021/12/19
- [PULL 16/88] target/riscv: rvv-1.0: remove rvv related codes from fcsr registers, Alistair Francis, 2021/12/19
- [PULL 18/88] target/riscv: rvv-1.0: add vlenb register, Alistair Francis, 2021/12/19
- [PULL 19/88] target/riscv: rvv-1.0: check MSTATUS_VS when accessing vector csr registers,
Alistair Francis <=
- [PULL 21/88] target/riscv: rvv-1.0: add fractional LMUL, Alistair Francis, 2021/12/19
- [PULL 20/88] target/riscv: rvv-1.0: remove MLEN calculations, Alistair Francis, 2021/12/19
- [PULL 22/88] target/riscv: rvv-1.0: add VMA and VTA, Alistair Francis, 2021/12/19
- [PULL 23/88] target/riscv: rvv-1.0: update check functions, Alistair Francis, 2021/12/19
- [PULL 24/88] target/riscv: introduce more imm value modes in translator functions, Alistair Francis, 2021/12/19
- [PULL 25/88] target/riscv: rvv:1.0: add translation-time nan-box helper function, Alistair Francis, 2021/12/19
- [PULL 26/88] target/riscv: rvv-1.0: remove amo operations instructions, Alistair Francis, 2021/12/19
- [PULL 27/88] target/riscv: rvv-1.0: configure instructions, Alistair Francis, 2021/12/19
- [PULL 28/88] target/riscv: rvv-1.0: stride load and store instructions, Alistair Francis, 2021/12/19
- [PULL 29/88] target/riscv: rvv-1.0: index load and store instructions, Alistair Francis, 2021/12/19