[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v3 00/37] target/ppc: PowerISA Vector/VSX instruction batch
From: |
matheus . ferst |
Subject: |
[PATCH v3 00/37] target/ppc: PowerISA Vector/VSX instruction batch |
Date: |
Thu, 10 Feb 2022 09:34:10 -0300 |
From: Matheus Ferst <matheus.ferst@eldorado.org.br>
This patch series implements 5 missing instructions from PowerISA v3.0
and 40 new instructions from PowerISA v3.1, moving 62 other instructions
to decodetree along the way.
v3:
- Dropped patch 33, which caused a regression in xxperm[r]
v2:
- New patch (30) to remove xscmpnedp
Lucas Coutinho (2):
target/ppc: Move vexts[bhw]2[wd] to decodetree
target/ppc: Implement vextsd2q
Lucas Mateus Castro (alqotel) (3):
target/ppc: moved vector even and odd multiplication to decodetree
target/ppc: Moved vector multiply high and low to decodetree
target/ppc: vmulh* instructions use gvec
Luis Pires (1):
target/ppc: Introduce TRANS*FLAGS macros
Matheus Ferst (20):
target/ppc: Move Vector Compare Equal/Not Equal/Greater Than to
decodetree
target/ppc: Move Vector Compare Not Equal or Zero to decodetree
target/ppc: Implement Vector Compare Equal Quadword
target/ppc: Implement Vector Compare Greater Than Quadword
target/ppc: Implement Vector Compare Quadword
target/ppc: implement vstri[bh][lr]
target/ppc: implement vclrlb
target/ppc: implement vclrrb
target/ppc: implement vcntmb[bhwd]
target/ppc: implement vgnb
target/ppc: Move vsel and vperm/vpermr to decodetree
target/ppc: Move xxsel to decodetree
target/ppc: move xxperm/xxpermr to decodetree
target/ppc: Move xxpermdi to decodetree
target/ppc: Implement xxpermx instruction
tcg/tcg-op-gvec.c: Introduce tcg_gen_gvec_4i
target/ppc: Implement xxeval
target/ppc: Implement xxgenpcv[bhwd]m instruction
target/ppc: move xs[n]madd[am][ds]p/xs[n]msub[am][ds]p to decodetree
target/ppc: implement xs[n]maddqp[o]/xs[n]msubqp[o]
VĂctor Colombo (11):
target/ppc: Implement vmsumcud instruction
target/ppc: Implement vmsumudm instruction
target/ppc: Implement xvtlsbb instruction
target/ppc: Remove xscmpnedp instruction
target/ppc: Refactor VSX_SCALAR_CMP_DP
target/ppc: Implement xscmp{eq,ge,gt}qp
target/ppc: Move xscmp{eq,ge,gt}dp to decodetree
target/ppc: Move xs{max,min}[cj]dp to use do_helper_XX3
target/ppc: Refactor VSX_MAX_MINC helper
target/ppc: Implement xs{max,min}cqp
target/ppc: Implement xvcvbf16spn and xvcvspbf16 instructions
include/tcg/tcg-op-gvec.h | 22 +
target/ppc/fpu_helper.c | 171 ++++--
target/ppc/helper.h | 143 ++---
target/ppc/insn32.decode | 188 +++++-
target/ppc/insn64.decode | 40 +-
target/ppc/int_helper.c | 354 ++++++-----
target/ppc/translate.c | 19 +
target/ppc/translate/vmx-impl.c.inc | 894 +++++++++++++++++++++++++---
target/ppc/translate/vmx-ops.c.inc | 41 +-
target/ppc/translate/vsx-impl.c.inc | 543 ++++++++++++++---
target/ppc/translate/vsx-ops.c.inc | 67 ---
tcg/ppc/tcg-target.c.inc | 6 +
tcg/tcg-op-gvec.c | 146 +++++
13 files changed, 2066 insertions(+), 568 deletions(-)
--
2.31.1
- [PATCH v3 00/37] target/ppc: PowerISA Vector/VSX instruction batch,
matheus . ferst <=
- [PATCH v3 01/37] target/ppc: Introduce TRANS*FLAGS macros, matheus . ferst, 2022/02/10
- [PATCH v3 02/37] target/ppc: moved vector even and odd multiplication to decodetree, matheus . ferst, 2022/02/10
- [PATCH v3 05/37] target/ppc: Implement vmsumcud instruction, matheus . ferst, 2022/02/10
- [PATCH v3 04/37] target/ppc: vmulh* instructions use gvec, matheus . ferst, 2022/02/10
- [PATCH v3 03/37] target/ppc: Moved vector multiply high and low to decodetree, matheus . ferst, 2022/02/10
- [PATCH v3 06/37] target/ppc: Implement vmsumudm instruction, matheus . ferst, 2022/02/10