[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PULL 1/5] loongarch: mark loongarch_ipi_iocsr re-entrnacy safe
|
From: |
Song Gao |
|
Subject: |
[PULL 1/5] loongarch: mark loongarch_ipi_iocsr re-entrnacy safe |
|
Date: |
Mon, 15 May 2023 19:19:04 +0800 |
From: Alexander Bulekov <alxndr@bu.edu>
loongarch_ipi_iocsr MRs rely on re-entrant IO through the ipi_send
function. As such, mark these MRs re-entrancy-safe.
Fixes: a2e1753b80 ("memory: prevent dma-reentracy issues")
Signed-off-by: Alexander Bulekov <alxndr@bu.edu>
Reviewed-by: Song Gao <gaosong@loongson.cn>
Message-Id: <20230506112145.3563708-1-alxndr@bu.edu>
Signed-off-by: Song Gao <gaosong@loongson.cn>
---
hw/intc/loongarch_ipi.c | 4 ++++
1 file changed, 4 insertions(+)
diff --git a/hw/intc/loongarch_ipi.c b/hw/intc/loongarch_ipi.c
index bdba0f8107..9de7c01e11 100644
--- a/hw/intc/loongarch_ipi.c
+++ b/hw/intc/loongarch_ipi.c
@@ -215,6 +215,10 @@ static void loongarch_ipi_init(Object *obj)
for (cpu = 0; cpu < MAX_IPI_CORE_NUM; cpu++) {
memory_region_init_io(&s->ipi_iocsr_mem[cpu], obj, &loongarch_ipi_ops,
&lams->ipi_core[cpu], "loongarch_ipi_iocsr", 0x48);
+
+ /* loongarch_ipi_iocsr performs re-entrant IO through ipi_send */
+ s->ipi_iocsr_mem[cpu].disable_reentrancy_guard = true;
+
sysbus_init_mmio(sbd, &s->ipi_iocsr_mem[cpu]);
memory_region_init_io(&s->ipi64_iocsr_mem[cpu], obj,
&loongarch_ipi64_ops,
--
2.39.1
- [PULL 0/5] loongarch-to-apply queue, Song Gao, 2023/05/15
- [PULL 4/5] hw/loongarch/virt: Set max 256 cpus support on loongarch virt machine, Song Gao, 2023/05/15
- [PULL 5/5] hw/intc: Add NULL pointer check on LoongArch ipi device, Song Gao, 2023/05/15
- [PULL 1/5] loongarch: mark loongarch_ipi_iocsr re-entrnacy safe,
Song Gao <=
- [PULL 2/5] tests/avocado: Add LoongArch machine start test, Song Gao, 2023/05/15
- [PULL 3/5] hw/loongarch/virt: Modify ipi as percpu device, Song Gao, 2023/05/15
- Re: [PULL 0/5] loongarch-to-apply queue, Richard Henderson, 2023/05/15