[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PULL v2 14/44] Hexagon (target/hexagon) Add overrides for clr[tf]new
|
From: |
Taylor Simpson |
|
Subject: |
[PULL v2 14/44] Hexagon (target/hexagon) Add overrides for clr[tf]new |
|
Date: |
Thu, 18 May 2023 13:03:41 -0700 |
These instructions have implicit reads from p0, so we don't want
them in helpers when idef-parser is off.
Signed-off-by: Taylor Simpson <tsimpson@quicinc.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20230427230012.3800327-6-tsimpson@quicinc.com>
---
target/hexagon/gen_tcg.h | 16 ++++++++++++++++
target/hexagon/macros.h | 4 ----
2 files changed, 16 insertions(+), 4 deletions(-)
diff --git a/target/hexagon/gen_tcg.h b/target/hexagon/gen_tcg.h
index ef17f2f18c..a1d7eabae7 100644
--- a/target/hexagon/gen_tcg.h
+++ b/target/hexagon/gen_tcg.h
@@ -1101,6 +1101,22 @@
gen_jump(ctx, riV); \
} while (0)
+/* if (p0.new) r0 = #0 */
+#define fGEN_TCG_SA1_clrtnew(SHORTCODE) \
+ do { \
+ tcg_gen_movcond_tl(TCG_COND_EQ, RdV, \
+ hex_new_pred_value[0], tcg_constant_tl(0), \
+ RdV, tcg_constant_tl(0)); \
+ } while (0)
+
+/* if (!p0.new) r0 = #0 */
+#define fGEN_TCG_SA1_clrfnew(SHORTCODE) \
+ do { \
+ tcg_gen_movcond_tl(TCG_COND_NE, RdV, \
+ hex_new_pred_value[0], tcg_constant_tl(0), \
+ RdV, tcg_constant_tl(0)); \
+ } while (0)
+
#define fGEN_TCG_J2_pause(SHORTCODE) \
do { \
uiV = uiV; \
diff --git a/target/hexagon/macros.h b/target/hexagon/macros.h
index 760630de8f..b1ff40c894 100644
--- a/target/hexagon/macros.h
+++ b/target/hexagon/macros.h
@@ -227,12 +227,8 @@ static inline void gen_cancel(uint32_t slot)
#ifdef QEMU_GENERATE
#define fLSBNEW(PVAL) tcg_gen_andi_tl(LSB, (PVAL), 1)
-#define fLSBNEW0 tcg_gen_andi_tl(LSB, hex_new_pred_value[0], 1)
-#define fLSBNEW1 tcg_gen_andi_tl(LSB, hex_new_pred_value[1], 1)
#else
#define fLSBNEW(PVAL) ((PVAL) & 1)
-#define fLSBNEW0 (env->new_pred_value[0] & 1)
-#define fLSBNEW1 (env->new_pred_value[1] & 1)
#endif
#ifdef QEMU_GENERATE
--
2.25.1
- [PULL v2 13/44] Hexagon (target/hexagon) Add overrides for allocframe/deallocframe, (continued)
- [PULL v2 13/44] Hexagon (target/hexagon) Add overrides for allocframe/deallocframe, Taylor Simpson, 2023/05/18
- [PULL v2 38/44] Remove test_vshuff from hvx_misc tests, Taylor Simpson, 2023/05/18
- [PULL v2 17/44] Hexagon (target/hexagon) Clean up pred_written usage, Taylor Simpson, 2023/05/18
- [PULL v2 15/44] Hexagon (target/hexagon) Remove log_reg_write from op_helper.[ch], Taylor Simpson, 2023/05/18
- [PULL v2 39/44] gdbstub: only send stop-reply packets when allowed to, Taylor Simpson, 2023/05/18
- [PULL v2 06/44] Hexagon (target/hexagon) Add v69 HVX instructions, Taylor Simpson, 2023/05/18
- [PULL v2 12/44] Hexagon (target/hexagon) Add overrides for loop setup instructions, Taylor Simpson, 2023/05/18
- [PULL v2 22/44] Hexagon (target/hexagon) Short-circuit packet HVX writes, Taylor Simpson, 2023/05/18
- [PULL v2 26/44] Hexagon (target/hexagon) Move new_value to DisasContext, Taylor Simpson, 2023/05/18
- [PULL v2 34/44] Hexagon: list available CPUs with `-cpu help`, Taylor Simpson, 2023/05/18
- [PULL v2 14/44] Hexagon (target/hexagon) Add overrides for clr[tf]new,
Taylor Simpson <=
- [PULL v2 03/44] Hexagon (tests/tcg/hexagon) Add v68 scalar tests, Taylor Simpson, 2023/05/18
- [PULL v2 37/44] Hexagon (decode): look for pkts with multiple insns at the same slot, Taylor Simpson, 2023/05/18
- [PULL v2 09/44] Hexagon (tests/tcg/hexagon) Add v73 scalar tests, Taylor Simpson, 2023/05/18
- [PULL v2 02/44] Hexagon (target/hexagon) Add v68 scalar instructions, Taylor Simpson, 2023/05/18
- [PULL v2 07/44] Hexagon (tests/tcg/hexagon) Add v69 HVX tests, Taylor Simpson, 2023/05/18
- [PULL v2 11/44] Hexagon (target/hexagon) Add DisasContext arg to gen_log_reg_write, Taylor Simpson, 2023/05/18
- [PULL v2 24/44] Hexagon (target/hexagon) Add overrides for disabled idef-parser insns, Taylor Simpson, 2023/05/18
- [PULL v2 20/44] Hexagon (target/hexagon) Short-circuit packet register writes, Taylor Simpson, 2023/05/18
- [PULL v2 23/44] Hexagon (target/hexagon) Short-circuit more HVX single instruction packets, Taylor Simpson, 2023/05/18
- [PULL v2 21/44] Hexagon (target/hexagon) Short-circuit packet predicate writes, Taylor Simpson, 2023/05/18