[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH 26/29] tcg/tci: Support TCG_COND_TST{EQ,NE}
|
From: |
Richard Henderson |
|
Subject: |
[PATCH 26/29] tcg/tci: Support TCG_COND_TST{EQ,NE} |
|
Date: |
Wed, 25 Oct 2023 17:14:31 -0700 |
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
tcg/tci.c | 14 ++++++++++++++
1 file changed, 14 insertions(+)
diff --git a/tcg/tci.c b/tcg/tci.c
index 4640902c88..5e1c4a491d 100644
--- a/tcg/tci.c
+++ b/tcg/tci.c
@@ -228,6 +228,12 @@ static bool tci_compare32(uint32_t u0, uint32_t u1,
TCGCond condition)
case TCG_COND_GTU:
result = (u0 > u1);
break;
+ case TCG_COND_TSTEQ:
+ result = (u0 & u1) == 0;
+ break;
+ case TCG_COND_TSTNE:
+ result = (u0 & u1) != 0;
+ break;
default:
g_assert_not_reached();
}
@@ -270,6 +276,12 @@ static bool tci_compare64(uint64_t u0, uint64_t u1,
TCGCond condition)
case TCG_COND_GTU:
result = (u0 > u1);
break;
+ case TCG_COND_TSTEQ:
+ result = (u0 & u1) == 0;
+ break;
+ case TCG_COND_TSTNE:
+ result = (u0 & u1) != 0;
+ break;
default:
g_assert_not_reached();
}
@@ -1043,6 +1055,8 @@ static const char *str_c(TCGCond c)
[TCG_COND_GEU] = "geu",
[TCG_COND_LEU] = "leu",
[TCG_COND_GTU] = "gtu",
+ [TCG_COND_TSTEQ] = "tsteq",
+ [TCG_COND_TSTNE] = "tstne",
};
assert((unsigned)c < ARRAY_SIZE(cond));
--
2.34.1
- [PATCH 23/29] tcg/ppc: Create tcg_out_and_rc, (continued)
- [PATCH 23/29] tcg/ppc: Create tcg_out_and_rc, Richard Henderson, 2023/10/25
- [PULL 22/94] target/sparc: Move RDASR, STBAR, MEMBAR to decodetree, Richard Henderson, 2023/10/25
- [PULL 24/94] target/sparc: Move RDWIM, RDPR to decodetree, Richard Henderson, 2023/10/25
- [PATCH 21/29] tcg/ppc: Sink tcg_to_bc usage into tcg_out_bc, Richard Henderson, 2023/10/25
- [PULL 26/94] target/sparc: Move WRASR to decodetree, Richard Henderson, 2023/10/25
- [PULL 34/94] target/sparc: Move ADDC to decodetree, Richard Henderson, 2023/10/25
- [PULL 37/94] target/sparc: Move SUBC to decodetree, Richard Henderson, 2023/10/25
- [PULL 41/94] target/sparc: Move SLL, SRL, SRA to decodetree, Richard Henderson, 2023/10/25
- [PULL 23/94] target/sparc: Move RDPSR, RDHPR to decodetree, Richard Henderson, 2023/10/25
- [PATCH 29/29] target/alpha: Use TCG_COND_TSTNE for gen_fold_mzero, Richard Henderson, 2023/10/25
- [PATCH 26/29] tcg/tci: Support TCG_COND_TST{EQ,NE},
Richard Henderson <=
- [PULL 25/94] target/sparc: Move RDTBR, FLUSHW to decodetree, Richard Henderson, 2023/10/25
- [PULL 28/94] target/sparc: Move WRWIM, WRPR to decodetree, Richard Henderson, 2023/10/25
- [PATCH 24/29] tcg/ppc: Support TCG_COND_TST{EQ,NE}, Richard Henderson, 2023/10/25
- [PULL 31/94] target/sparc: Remove cpu_tick_cmpr, cpu_stick_cmpr, cpu_hstick_cmpr, Richard Henderson, 2023/10/25
- [PATCH 28/29] target/alpha: Use TCG_COND_TST{EQ,NE} for CMOVLB{C,S}, Richard Henderson, 2023/10/25
- [PULL 30/94] target/sparc: Remove cpu_wim, Richard Henderson, 2023/10/25
- [PULL 35/94] target/sparc: Move MULX to decodetree, Richard Henderson, 2023/10/25
- [PULL 36/94] target/sparc: Move UMUL, SMUL to decodetree, Richard Henderson, 2023/10/25
- [PULL 39/94] target/sparc: Move UDIV, SDIV to decodetree, Richard Henderson, 2023/10/25
- [PULL 43/94] target/sparc: Move POPC to decodetree, Richard Henderson, 2023/10/25