[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH 22/33] target/riscv: Rename riscv_cpu_mmu_index to riscv_env_mmu_
|
From: |
Richard Henderson |
|
Subject: |
[PATCH 22/33] target/riscv: Rename riscv_cpu_mmu_index to riscv_env_mmu_index |
|
Date: |
Tue, 30 Jan 2024 09:30:32 +1000 |
Free up the riscv_cpu_mmu_index name for other usage;
emphasize that the argument is 'env'.
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
target/riscv/cpu.h | 4 ++--
target/riscv/cpu_helper.c | 2 +-
2 files changed, 3 insertions(+), 3 deletions(-)
diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h
index 5f3955c38d..9c825c7b51 100644
--- a/target/riscv/cpu.h
+++ b/target/riscv/cpu.h
@@ -498,7 +498,7 @@ target_ulong riscv_cpu_get_geilen(CPURISCVState *env);
void riscv_cpu_set_geilen(CPURISCVState *env, target_ulong geilen);
bool riscv_cpu_vector_enabled(CPURISCVState *env);
void riscv_cpu_set_virt_enabled(CPURISCVState *env, bool enable);
-int riscv_cpu_mmu_index(CPURISCVState *env, bool ifetch);
+int riscv_env_mmu_index(CPURISCVState *env, bool ifetch);
G_NORETURN void riscv_cpu_do_unaligned_access(CPUState *cs, vaddr addr,
MMUAccessType access_type,
int mmu_idx, uintptr_t retaddr);
@@ -507,7 +507,7 @@ bool riscv_cpu_tlb_fill(CPUState *cs, vaddr address, int
size,
bool probe, uintptr_t retaddr);
char *riscv_isa_string(RISCVCPU *cpu);
-#define cpu_mmu_index riscv_cpu_mmu_index
+#define cpu_mmu_index riscv_env_mmu_index
#ifndef CONFIG_USER_ONLY
void riscv_cpu_do_transaction_failed(CPUState *cs, hwaddr physaddr,
diff --git a/target/riscv/cpu_helper.c b/target/riscv/cpu_helper.c
index c7cc7eb423..15f87ecdb0 100644
--- a/target/riscv/cpu_helper.c
+++ b/target/riscv/cpu_helper.c
@@ -33,7 +33,7 @@
#include "debug.h"
#include "tcg/oversized-guest.h"
-int riscv_cpu_mmu_index(CPURISCVState *env, bool ifetch)
+int riscv_env_mmu_index(CPURISCVState *env, bool ifetch)
{
#ifdef CONFIG_USER_ONLY
return 0;
--
2.34.1
- [PATCH 05/33] target/arm: Populate CPUClass.mmu_index, (continued)
- [PATCH 05/33] target/arm: Populate CPUClass.mmu_index, Richard Henderson, 2024/01/29
- [PATCH 10/33] target/i386: Populate CPUClass.mmu_index, Richard Henderson, 2024/01/29
- [PATCH 16/33] target/mips: Split out mips_env_mmu_index, Richard Henderson, 2024/01/29
- [PATCH 15/33] target/mips: Pass ptw_mmu_idx down from mips_cpu_tlb_fill, Richard Henderson, 2024/01/29
- [PATCH 17/33] target/mips: Populate CPUClass.mmu_index, Richard Henderson, 2024/01/29
- [PATCH 14/33] target/microblaze: Populate CPUClass.mmu_index, Richard Henderson, 2024/01/29
- [PATCH 18/33] target/nios2: Populate CPUClass.mmu_index, Richard Henderson, 2024/01/29
- [PATCH 19/33] target/openrisc: Populate CPUClass.mmu_index, Richard Henderson, 2024/01/29
- [PATCH 20/33] target/ppc: Split out ppc_env_mmu_index, Richard Henderson, 2024/01/29
- [PATCH 21/33] target/ppc: Populate CPUClass.mmu_index, Richard Henderson, 2024/01/29
- [PATCH 22/33] target/riscv: Rename riscv_cpu_mmu_index to riscv_env_mmu_index,
Richard Henderson <=
- [PATCH 23/33] target/riscv: Replace cpu_mmu_index with riscv_env_mmu_index, Richard Henderson, 2024/01/29
- [PATCH 24/33] target/riscv: Populate CPUClass.mmu_index, Richard Henderson, 2024/01/29
- [PATCH 25/33] target/rx: Populate CPUClass.mmu_index, Richard Henderson, 2024/01/29
- [PATCH 27/33] target/s390x: Populate CPUClass.mmu_index, Richard Henderson, 2024/01/29
- [PATCH 28/33] target/sh4: Populate CPUClass.mmu_index, Richard Henderson, 2024/01/29
- [PATCH 29/33] target/sparc: Populate CPUClass.mmu_index, Richard Henderson, 2024/01/29
- [PATCH 32/33] include/exec: Implement cpu_mmu_index generically, Richard Henderson, 2024/01/29