[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v11 2/2] memory tier: create CPUless memory tiers after obtai
|
From: |
Jonathan Cameron |
|
Subject: |
Re: [PATCH v11 2/2] memory tier: create CPUless memory tiers after obtaining HMAT info |
|
Date: |
Fri, 19 Apr 2024 15:01:34 +0100 |
On Fri, 5 Apr 2024 00:07:06 +0000
"Ho-Ren (Jack) Chuang" <horenchuang@bytedance.com> wrote:
> The current implementation treats emulated memory devices, such as
> CXL1.1 type3 memory, as normal DRAM when they are emulated as normal memory
> (E820_TYPE_RAM). However, these emulated devices have different
> characteristics than traditional DRAM, making it important to
> distinguish them. Thus, we modify the tiered memory initialization process
> to introduce a delay specifically for CPUless NUMA nodes. This delay
> ensures that the memory tier initialization for these nodes is deferred
> until HMAT information is obtained during the boot process. Finally,
> demotion tables are recalculated at the end.
>
> * late_initcall(memory_tier_late_init);
> Some device drivers may have initialized memory tiers between
> `memory_tier_init()` and `memory_tier_late_init()`, potentially bringing
> online memory nodes and configuring memory tiers. They should be excluded
> in the late init.
>
> * Handle cases where there is no HMAT when creating memory tiers
> There is a scenario where a CPUless node does not provide HMAT information.
> If no HMAT is specified, it falls back to using the default DRAM tier.
>
> * Introduce another new lock `default_dram_perf_lock` for adist calculation
> In the current implementation, iterating through CPUlist nodes requires
> holding the `memory_tier_lock`. However, `mt_calc_adistance()` will end up
> trying to acquire the same lock, leading to a potential deadlock.
> Therefore, we propose introducing a standalone `default_dram_perf_lock` to
> protect `default_dram_perf_*`. This approach not only avoids deadlock
> but also prevents holding a large lock simultaneously.
>
> * Upgrade `set_node_memory_tier` to support additional cases, including
> default DRAM, late CPUless, and hot-plugged initializations.
> To cover hot-plugged memory nodes, `mt_calc_adistance()` and
> `mt_find_alloc_memory_type()` are moved into `set_node_memory_tier()` to
> handle cases where memtype is not initialized and where HMAT information is
> available.
>
> * Introduce `default_memory_types` for those memory types that are not
> initialized by device drivers.
> Because late initialized memory and default DRAM memory need to be managed,
> a default memory type is created for storing all memory types that are
> not initialized by device drivers and as a fallback.
>
> Signed-off-by: Ho-Ren (Jack) Chuang <horenchuang@bytedance.com>
> Signed-off-by: Hao Xiang <hao.xiang@bytedance.com>
> Reviewed-by: "Huang, Ying" <ying.huang@intel.com>
Reviewed-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
- [PATCH v11 0/2] Improved Memory Tier Creation for CPUless NUMA Nodes, Ho-Ren (Jack) Chuang, 2024/04/04
- [PATCH v11 2/2] memory tier: create CPUless memory tiers after obtaining HMAT info, Ho-Ren (Jack) Chuang, 2024/04/04
- Re: [PATCH v11 2/2] memory tier: create CPUless memory tiers after obtaining HMAT info, Jonathan Cameron, 2024/04/05
- Re: [PATCH v11 2/2] memory tier: create CPUless memory tiers after obtaining HMAT info, Ho-Ren (Jack) Chuang, 2024/04/05
- Re: [PATCH v11 2/2] memory tier: create CPUless memory tiers after obtaining HMAT info, Jonathan Cameron, 2024/04/09
- Re: [External] Re: [PATCH v11 2/2] memory tier: create CPUless memory tiers after obtaining HMAT info, Ho-Ren (Jack) Chuang, 2024/04/09
- Re: [External] Re: [PATCH v11 2/2] memory tier: create CPUless memory tiers after obtaining HMAT info, Jonathan Cameron, 2024/04/10
- Re: [External] Re: [PATCH v11 2/2] memory tier: create CPUless memory tiers after obtaining HMAT info, Ho-Ren (Jack) Chuang, 2024/04/17
- Re: [PATCH v11 2/2] memory tier: create CPUless memory tiers after obtaining HMAT info, Huang, Ying, 2024/04/09
- Re: [External] Re: [PATCH v11 2/2] memory tier: create CPUless memory tiers after obtaining HMAT info, Ho-Ren (Jack) Chuang, 2024/04/10
Re: [PATCH v11 2/2] memory tier: create CPUless memory tiers after obtaining HMAT info,
Jonathan Cameron <=
[PATCH v11 1/2] memory tier: dax/kmem: introduce an abstract layer for finding, allocating, and putting memory types, Ho-Ren (Jack) Chuang, 2024/04/04
- Re: [PATCH v11 1/2] memory tier: dax/kmem: introduce an abstract layer for finding, allocating, and putting memory types, Jonathan Cameron, 2024/04/05
- Re: [External] Re: [PATCH v11 1/2] memory tier: dax/kmem: introduce an abstract layer for finding, allocating, and putting memory types, Ho-Ren (Jack) Chuang, 2024/04/09
- Re: [External] Re: [PATCH v11 1/2] memory tier: dax/kmem: introduce an abstract layer for finding, allocating, and putting memory types, Andrew Morton, 2024/04/09
- Re: [External] Re: [PATCH v11 1/2] memory tier: dax/kmem: introduce an abstract layer for finding, allocating, and putting memory types, Ho-Ren (Jack) Chuang, 2024/04/09