qemu-ppc
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Qemu-ppc] [PATCH v6 1/3] headers: Sync with Linux header


From: Gavin Shan
Subject: [Qemu-ppc] [PATCH v6 1/3] headers: Sync with Linux header
Date: Thu, 22 May 2014 18:26:23 +1000

The patch synchronizes with linux header (vfio.h).

Signed-off-by: Gavin Shan <address@hidden>
---
 linux-headers/linux/vfio.h | 53 ++++++++++++++++++++++++++++++++++++++++++++++
 1 file changed, 53 insertions(+)

diff --git a/linux-headers/linux/vfio.h b/linux-headers/linux/vfio.h
index f0aa97d..112dd5d 100644
--- a/linux-headers/linux/vfio.h
+++ b/linux-headers/linux/vfio.h
@@ -490,6 +490,59 @@ struct vfio_iommu_spapr_tce_reset {
 };
 #define VFIO_IOMMU_SPAPR_TCE_RESET     _IO(VFIO_TYPE, VFIO_BASE + 20)
 
+/*
+ * EEH functionality can be enabled or disabled on one specific device.
+ * Also, the DMA or IO frozen state can be removed from the frozen PE
+ * if required.
+ */
+struct vfio_eeh_pe_set_option {
+       __u32 argsz;
+       __u32 option;
+};
+
+#define VFIO_EEH_PE_SET_OPTION         _IO(VFIO_TYPE, VFIO_BASE + 21)
+
+/*
+ * Each EEH PE should have unique address to be identified. The command
+ * helps to retrieve the address and the sharing mode of the PE.
+ */
+struct vfio_eeh_pe_get_addr {
+       __u32 argsz;
+       __u32 option;
+       __u32 info;
+};
+
+#define VFIO_EEH_PE_GET_ADDR           _IO(VFIO_TYPE, VFIO_BASE + 22)
+
+/*
+ * EEH PE might have been frozen because of PCI errors. Also, it might
+ * be experiencing reset for error revoery. The following command helps
+ * to get the state.
+ */
+struct vfio_eeh_pe_get_state {
+       __u32 argsz;
+       __u32 state;
+};
+
+#define VFIO_EEH_PE_GET_STATE          _IO(VFIO_TYPE, VFIO_BASE + 23)
+
+/*
+ * Reset is the major step to recover problematic PE. The following
+ * command helps on that.
+ */
+struct vfio_eeh_pe_reset {
+       __u32 argsz;
+       __u32 option;
+};
+
+#define VFIO_EEH_PE_RESET              _IO(VFIO_TYPE, VFIO_BASE + 24)
+
+/*
+ * One of the steps for recovery after PE reset is to configure the
+ * PCI bridges affected by the PE reset.
+ */
+#define VFIO_EEH_PE_CONFIGURE          _IO(VFIO_TYPE, VFIO_BASE + 25)
+
 /* ***************************************************************** */
 
 #endif /* VFIO_H */
-- 
1.8.3.2




reply via email to

[Prev in Thread] Current Thread [Next in Thread]