[Top][All Lists]

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Qemu-ppc] [PATCH v1 ppc-for-2.9 00/10] POWER9 TCG enablements - part8

From: Nikunj A Dadhania
Subject: [Qemu-ppc] [PATCH v1 ppc-for-2.9 00/10] POWER9 TCG enablements - part8
Date: Wed, 23 Nov 2016 17:07:09 +0530

This series contains 18 new instructions for POWER9 ISA3.0
    Vector Extract Left/Right Indexed
    VSX Scalar Compare Exponents
    VSX Scalar Compare Quad-Precision
    Load/Store VSX Vector 
    Load/Store VSX Scalar

* Change dq/ds-form decoding for primary opcode 0x3D
* Rename CR Field defines, as at every place it was
  using bit shifts.
* Use symbolic constants in xscmp*
* Fix bug in exception handling for QNaN
* Define EXTRACT128 within CONFIG_INT128

01-03: Consolidation/Fixes
      xscmpexpdp: VSX Scalar Compare Exponents Double-Precision
      xscmpexpqp: VSX Scalar Compare Exponents Quad-Precision
      xscmpoqp: VSX Scalar Compare Ordered Quad-Precision
      xscmpuqp: VSX Scalar Compare Unordered Quad-Precision
      lxsd:  Load VSX Scalar Dword
      lxssp: Load VSX Scalar Single Precision
      stxsd:  Store VSX Scalar Dword
      stxssp: Store VSX Scalar Single Precision
      lxv:   Load VSX Vector
      lxvx:  Load VSX Vector Indexed
      stxv:  Store VSX Vector
      stxvx: Store VSX Vector Indexed
      vextublx:  Vector Extract Unsigned Byte Left
      vextuhlx:  Vector Extract Unsigned Halfword Left
      vextuwlx:  Vector Extract Unsigned Word Left
      vextubrx: Vector Extract Unsigned Byte Right-Indexed
      vextuhrx: Vector Extract Unsigned  Halfword Right-Indexed
      vextuwrx: Vector Extract Unsigned Word Right-Indexed

Avinesh Kumar (1):
  target-ppc: add vextu[bhw]lx instructions

Bharata B Rao (4):
  target-ppc: Consolidate instruction decode helpers
  target-ppc: Fix xscmpodp and xscmpudp instructions
  target-ppc: Add xscmpexp[dp,qp] instructions
  target-ppc: Add xscmpoqp and xscmpuqp instructions

Hariharan T.S (1):
  target-ppc: add vextu[bhw]rx instructions

Nikunj A Dadhania (4):
  target-ppc: rename CRF_* defines as CRF_*_BIT
  target-ppc: implement lxsd and lxssp instructions
  target-ppc: implement stxsd and stxssp
  target-ppc: implement lxv/lxvx and stxv/stxvx

 target-ppc/cpu.h                    |  21 ++--
 target-ppc/fpu_helper.c             | 169 ++++++++++++++++++++++----
 target-ppc/helper.h                 |  10 ++
 target-ppc/int_helper.c             | 155 +++++++++++++++++++++---
 target-ppc/internal.h               | 152 ++++++++++++++++++++++++
 target-ppc/translate.c              | 230 +++++++++++-------------------------
 target-ppc/translate/fp-ops.inc.c   |   2 -
 target-ppc/translate/vmx-impl.inc.c |  23 ++++
 target-ppc/translate/vmx-ops.inc.c  |   8 +-
 target-ppc/translate/vsx-impl.inc.c |  96 +++++++++++++++
 target-ppc/translate/vsx-ops.inc.c  |  10 ++
 11 files changed, 666 insertions(+), 210 deletions(-)


reply via email to

[Prev in Thread] Current Thread [Next in Thread]