[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-ppc] [PATCH 6/7] softfloat: Add float128_to_uint32()
From: |
Bharata B Rao |
Subject: |
[Qemu-ppc] [PATCH 6/7] softfloat: Add float128_to_uint32() |
Date: |
Fri, 10 Feb 2017 12:53:10 +0530 |
float128_to_uint32() is needed by target/s390.
Signed-off-by: Bharata B Rao <address@hidden>
CC: Christian Borntraeger <address@hidden>
CC: Cornelia Huck <address@hidden>
---
fpu/softfloat.c | 17 +++++++++++++++++
include/fpu/softfloat.h | 1 +
2 files changed, 18 insertions(+)
diff --git a/fpu/softfloat.c b/fpu/softfloat.c
index 485a006..ef6f2d0 100644
--- a/fpu/softfloat.c
+++ b/fpu/softfloat.c
@@ -6186,6 +6186,23 @@ uint64_t float128_to_uint64_round_to_zero(float128 a,
float_status *status)
return v;
}
+uint32_t float128_to_uint32(float128 a, float_status *status)
+{
+ uint64_t v;
+ uint32_t res;
+ int old_exc_flags = get_float_exception_flags(status);
+
+ v = float128_to_uint64(a, status);
+ if (v > 0xffffffff) {
+ res = 0xffffffff;
+ } else {
+ return v;
+ }
+ set_float_exception_flags(old_exc_flags, status);
+ float_raise(float_flag_invalid, status);
+ return res;
+}
+
/*----------------------------------------------------------------------------
| Returns the result of converting the quadruple-precision floating-point
| value `a' to the 32-bit unsigned integer format. The conversion
diff --git a/include/fpu/softfloat.h b/include/fpu/softfloat.h
index f1288ef..a57a027 100644
--- a/include/fpu/softfloat.h
+++ b/include/fpu/softfloat.h
@@ -716,6 +716,7 @@ int64_t float128_to_int64(float128, float_status *status);
int64_t float128_to_int64_round_to_zero(float128, float_status *status);
uint64_t float128_to_uint64(float128, float_status *status);
uint64_t float128_to_uint64_round_to_zero(float128, float_status *status);
+uint32_t float128_to_uint32(float128, float_status *status);
uint32_t float128_to_uint32_round_to_zero(float128, float_status *status);
float32 float128_to_float32(float128, float_status *status);
float64 float128_to_float64(float128, float_status *status);
--
2.7.4
- [Qemu-ppc] [PATCH 0/7] POWER9 TCG and softfloat enablements - part16 + s390 float fixes, Bharata B Rao, 2017/02/10
- [Qemu-ppc] [PATCH 1/7] softfloat: Add round-to-odd rounding mode, Bharata B Rao, 2017/02/10
- [Qemu-ppc] [PATCH 2/7] softfloat: Add float128_to_uint64_round_to_zero(), Bharata B Rao, 2017/02/10
- [Qemu-ppc] [PATCH 3/7] softfloat: Add float128_to_uint32_round_to_zero(), Bharata B Rao, 2017/02/10
- [Qemu-ppc] [PATCH 5/7] target-ppc: Add xscvqpudz and xscvqpuwz instructions, Bharata B Rao, 2017/02/10
- [Qemu-ppc] [PATCH 4/7] target-ppc: Implement round to odd variants of quad FP instructions, Bharata B Rao, 2017/02/10
- [Qemu-ppc] [PATCH 7/7] target-s390: Use float128_to_uint[64/32] where required, Bharata B Rao, 2017/02/10
- [Qemu-ppc] [PATCH 6/7] softfloat: Add float128_to_uint32(),
Bharata B Rao <=
- Re: [Qemu-ppc] [PATCH 0/7] POWER9 TCG and softfloat enablements - part16 + s390 float fixes, David Gibson, 2017/02/12
- Re: [Qemu-ppc] [PATCH 0/7] POWER9 TCG and softfloat enablements - part16 + s390 float fixes, David Gibson, 2017/02/12