[Top][All Lists]

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH 03/10] target/ppc: Simplify powerpc_excp_7xx

From: BALATON Zoltan
Subject: Re: [PATCH 03/10] target/ppc: Simplify powerpc_excp_7xx
Date: Fri, 4 Feb 2022 17:42:29 +0100 (CET)

On Fri, 4 Feb 2022, Fabiano Rosas wrote:
BALATON Zoltan <balaton@eik.bme.hu> writes:
On Thu, 3 Feb 2022, Fabiano Rosas wrote:
Differences from the generic powerpc_excp code:

- Not BookE, so some MSR bits are cleared at interrupt dispatch;
- No MSR_HV;
- No power saving states;
- No Hypervisor Emulation Assistance;

The pegasos2 can run with -cpu G3 as the real hardware had a processor
card either with a G3 or a G4 so this will break VOF with that. I'm not
sure if it's worth keeping support for this though as long as the default
G4 works because most people would want to use a G4 anyway and those who
want a G3 for some reason could still use a firmware rom image instead but

I'll bring 'sc 1' back then. I shouldn't mix the refactoring with
dropping support of things.

If you think we can drop support for the pegasos2 on the G3 let me know
and I'll send a follow up patch. Or you can send one yourself if you'd

I think the G3 is probably rarely used on pegasos2, G4 being the default and preferred CPU so maybe only needed if somebody wants to test something specifically with G3. That's why I said this is not critical, because using a firmware rom image would still boot with -cpu G3 if sc 1 is removed for G3 and older. We've made sure it still works with G4 so that's fine. However leaving this around for now to keep previous behaviour until VOF is changed to support a different hypercall method is nice to have if it's not much trouble for you so I'm OK with any decision on this.


I wonder if there's another better place where sc 1 could be handled so it
could work for these cpus without needing to change these excp helpers.

I spoke to Alexey and the way forward here is to have a MMIO address for
VOF to use and remove the sc 1 usage altogether. At least for the CPUs
that wouldn't support it otherwise. I created a GitLab issue to track
that: https://gitlab.com/qemu-project/qemu/-/issues/859

reply via email to

[Prev in Thread] Current Thread [Next in Thread]