Re: [Qemu-riscv] [Qemu-devel] [PATCH] riscv: Add proper alignment check

qemu-riscv

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-riscv] [Qemu-devel] [PATCH] riscv: Add proper alignment check

From:	Amed Magdy
Subject:	Re: [Qemu-riscv] [Qemu-devel] [PATCH] riscv: Add proper alignment check and pending 'C' extension upon misa writes
Date:	Tue, 26 Feb 2019 10:11:23 +0200

> It seems to me that the C extension can be enabled at any point, since if C is
> off, you know that the next insn is aligned modulo 4.
>

> Ok, This is mostly right. When C extension is enabled 32-bit base instructions can be aligned on 2 bytes boundaries instead of 4 bytes only. > So multiple enables and disables of C bit at different code areas theoretically may require this check on C extension enable. I'm not really >sure, may be this is might not be a practical use scenario.

This paragraph considers the current implementation of csr write for misa register.

[Prev in Thread]

Current Thread

[Next in Thread]

[Qemu-riscv] Add proper alignment check and pending 'C' extension for riscv, amagdy . afifi, 2019/02/22
- [Qemu-riscv] [PATCH] riscv: Add proper alignment check and pending 'C' extension upon misa writes, amagdy . afifi, 2019/02/22
  - Re: [Qemu-riscv] [Qemu-devel] [PATCH] riscv: Add proper alignment check and pending 'C' extension upon misa writes, Richard Henderson, 2019/02/22
    - Re: [Qemu-riscv] [Qemu-devel] [PATCH] riscv: Add proper alignment check and pending 'C' extension upon misa writes, Amed Magdy, 2019/02/24
    - Re: [Qemu-riscv] [Qemu-devel] [PATCH] riscv: Add proper alignment check and pending 'C' extension upon misa writes, Richard Henderson, 2019/02/24
    - Re: [Qemu-riscv] [Qemu-devel] [PATCH] riscv: Add proper alignment check and pending 'C' extension upon misa writes, Amed Magdy, 2019/02/26
    - Re: [Qemu-riscv] [Qemu-devel] [PATCH] riscv: Add proper alignment check and pending 'C' extension upon misa writes, Amed Magdy <=
  - Re: [Qemu-riscv] [Qemu-devel] [PATCH] riscv: Add proper alignment check and pending 'C' extension upon misa writes, Eric Blake, 2019/02/23
    - Re: [Qemu-riscv] [Qemu-devel] [PATCH] riscv: Add proper alignment check and pending 'C' extension upon misa writes, Amed Magdy, 2019/02/24
    - Re: [Qemu-riscv] [Qemu-devel] [PATCH] riscv: Add proper alignment check and pending 'C' extension upon misa writes, Eric Blake, 2019/02/25

Prev by Date: Re: [Qemu-riscv] [Qemu-devel] [PATCH] riscv: Add proper alignment check and pending 'C' extension upon misa writes
Next by Date: Re: [Qemu-riscv] [Qemu-devel] [PATCH v8 00/34] target/riscv: Convert to decodetree
Previous by thread: Re: [Qemu-riscv] [Qemu-devel] [PATCH] riscv: Add proper alignment check and pending 'C' extension upon misa writes
Next by thread: Re: [Qemu-riscv] [Qemu-devel] [PATCH] riscv: Add proper alignment check and pending 'C' extension upon misa writes
Index(es):
- Date
- Thread