qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PULL] RISC-V Fixes for 4.2-rc2


From: Peter Maydell
Subject: Re: [PULL] RISC-V Fixes for 4.2-rc2
Date: Fri, 15 Nov 2019 12:34:04 +0000

On Fri, 15 Nov 2019 at 04:41, Palmer Dabbelt <address@hidden> wrote:
>
> The following changes since commit aa464db69b40b4b695be31085e6d2f1e90956c89:
>
>   Update version for v4.2.0-rc1 release (2019-11-12 18:40:02 +0000)
>
> are available in the Git repository at:
>
>   address@hidden:palmer-dabbelt/qemu.git tags/riscv-for-master-4.2-rc2
>
> for you to fetch changes up to 6911fde41006b2afe3510755c4cff259ca56c1d9:
>
>   riscv/virt: Increase flash size (2019-11-14 09:53:28 -0800)
>
> ----------------------------------------------------------------
> RISC-V Fixes for 4.2-rc2
>
> This contains a handful of patches that I'd like to target for 4.2:
>
> * OpenSBI upgrade to 0.5
> * Increase in the flash size of the virt board.
> * A non-functional cleanup.
> * A cleanup to our MIP handling that avoids atomics.
>
> This passes "make check" and boots OpenEmbedded for me.
>


Applied, thanks.

Please update the changelog at https://wiki.qemu.org/ChangeLog/4.2
for any user-visible changes.

-- PMM



reply via email to

[Prev in Thread] Current Thread [Next in Thread]