qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH] riscv/sifive_u: fix a memory leak in soc_realize()


From: Philippe Mathieu-Daudé
Subject: Re: [PATCH] riscv/sifive_u: fix a memory leak in soc_realize()
Date: Tue, 10 Dec 2019 08:46:22 +0100
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.2.2

On 12/10/19 8:14 AM, address@hidden wrote:
From: Pan Nengyuan <address@hidden>

Fix a minor memory leak in riscv_sifive_u_soc_realize()

Reported-by: Euler Robot <address@hidden>
Signed-off-by: Pan Nengyuan <address@hidden>
---
  hw/riscv/sifive_u.c | 1 +
  1 file changed, 1 insertion(+)

diff --git a/hw/riscv/sifive_u.c b/hw/riscv/sifive_u.c
index 0140e95..0e12b3c 100644
--- a/hw/riscv/sifive_u.c
+++ b/hw/riscv/sifive_u.c
@@ -542,6 +542,7 @@ static void riscv_sifive_u_soc_realize(DeviceState *dev, 
Error **errp)
          SIFIVE_U_PLIC_CONTEXT_BASE,
          SIFIVE_U_PLIC_CONTEXT_STRIDE,
          memmap[SIFIVE_U_PLIC].size);
+    g_free(plic_hart_config);
      sifive_uart_create(system_memory, memmap[SIFIVE_U_UART0].base,
          serial_hd(0), qdev_get_gpio_in(DEVICE(s->plic), SIFIVE_U_UART0_IRQ));
      sifive_uart_create(system_memory, memmap[SIFIVE_U_UART1].base,


Reviewed-by: Philippe Mathieu-Daudé <address@hidden>




reply via email to

[Prev in Thread] Current Thread [Next in Thread]