Re: [PATCH v5 03/60] target/riscv: support vector extension csr

qemu-riscv

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v5 03/60] target/riscv: support vector extension csr

From:	Richard Henderson
Subject:	Re: [PATCH v5 03/60] target/riscv: support vector extension csr
Date:	Fri, 13 Mar 2020 18:11:22 -0700
User-agent:	Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.4.1

On 3/12/20 7:58 AM, LIU Zhiwei wrote:
> The v0.7.1 specification does not define vector status within mstatus.
> A future revision will define the privileged portion of the vector status.
> 
> Signed-off-by: LIU Zhiwei <address@hidden>
> ---
>  target/riscv/cpu_bits.h | 15 +++++++++
>  target/riscv/csr.c      | 75 ++++++++++++++++++++++++++++++++++++++++-
>  2 files changed, 89 insertions(+), 1 deletion(-)

Reviewed-by: Richard Henderson <address@hidden>


r~

[Prev in Thread]

Current Thread

[Next in Thread]

[PATCH v5 00/60] target/riscv: support vector extension v0.7.1, LIU Zhiwei, 2020/03/12
- [PATCH v5 01/60] target/riscv: add vector extension field in CPURISCVState, LIU Zhiwei, 2020/03/12
- [PATCH v5 02/60] target/riscv: implementation-defined constant parameters, LIU Zhiwei, 2020/03/12
- [PATCH v5 03/60] target/riscv: support vector extension csr, LIU Zhiwei, 2020/03/12
  - Re: [PATCH v5 03/60] target/riscv: support vector extension csr, Alistair Francis, 2020/03/12
  - Re: [PATCH v5 03/60] target/riscv: support vector extension csr, Richard Henderson <=
- [PATCH v5 04/60] target/riscv: add vector configure instruction, LIU Zhiwei, 2020/03/12
  - Re: [PATCH v5 04/60] target/riscv: add vector configure instruction, Alistair Francis, 2020/03/12
    - Re: [PATCH v5 04/60] target/riscv: add vector configure instruction, LIU Zhiwei, 2020/03/12
    - Re: [PATCH v5 04/60] target/riscv: add vector configure instruction, Alistair Francis, 2020/03/12
  - Re: [PATCH v5 04/60] target/riscv: add vector configure instruction, Richard Henderson, 2020/03/13
- [PATCH v5 05/60] target/riscv: add vector stride load and store instructions, LIU Zhiwei, 2020/03/12
  - Re: [PATCH v5 05/60] target/riscv: add vector stride load and store instructions, Alistair Francis, 2020/03/13
    - Re: [PATCH v5 05/60] target/riscv: add vector stride load and store instructions, LIU Zhiwei, 2020/03/13
    - Re: [PATCH v5 05/60] target/riscv: add vector stride load and store instructions, Alistair Francis, 2020/03/13
    - Re: [PATCH v5 05/60] target/riscv: add vector stride load and store instructions, LIU Zhiwei, 2020/03/13

Prev by Date: Re: [PATCH v5 08/60] target/riscv: add vector amo operations
Next by Date: Re: [PATCH v5 04/60] target/riscv: add vector configure instruction
Previous by thread: Re: [PATCH v5 03/60] target/riscv: support vector extension csr
Next by thread: [PATCH v5 04/60] target/riscv: add vector configure instruction
Index(es):
- Date
- Thread