[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v5 00/11] RISC-V Add the OpenTitan Machine
From: |
Alistair Francis |
Subject: |
[PATCH v5 00/11] RISC-V Add the OpenTitan Machine |
Date: |
Thu, 28 May 2020 15:14:06 -0700 |
OpenTitan is an open source silicon Root of Trust (RoT) project. This
series adds initial support for the OpenTitan machine to QEMU.
This series add the Ibex CPU to the QEMU RISC-V target. It then adds the
OpenTitan machine, the Ibex UART and the Ibex PLIC.
The UART has been tested sending and receiving data.
With this series QEMU can boot the OpenTitan ROM, Tock OS and a Tock
userspace app.
The Ibex PLIC is similar to the RISC-V PLIC (and is based on the QEMU
implementation) with some differences. The hope is that the Ibex PLIC
will converge to follow the RISC-V spec. As that happens I want to
update the QEMU Ibex PLIC and hopefully eventually replace the current
PLIC as the implementation is a little overlay complex.
For more details on OpenTitan, see here: https://docs.opentitan.org/
v5:
- Add some of the missing unimplemented devices
- Don't set PMP feature in init() function
v4:
- Don't set the reset vector in realise
- Fix a bug where the MMU is always enabled
- Fixup the PMP/MMU size logic
v3:
- Small fixes pointed out in review
v2:
- Rebase on master
- Get uart receive working
Alistair Francis (11):
riscv/boot: Add a missing header include
target/riscv: Don't overwrite the reset vector
target/riscv: Disable the MMU correctly
target/riscv: Don't set PMP feature in the cpu init
target/riscv: Add the lowRISC Ibex CPU
riscv: Initial commit of OpenTitan machine
hw/char: Initial commit of Ibex UART
hw/intc: Initial commit of lowRISC Ibex PLIC
riscv/opentitan: Connect the PLIC device
riscv/opentitan: Connect the UART device
target/riscv: Use a smaller guess size for no-MMU PMP
default-configs/riscv32-softmmu.mak | 1 +
default-configs/riscv64-softmmu.mak | 11 +-
include/hw/char/ibex_uart.h | 110 +++++++
include/hw/intc/ibex_plic.h | 63 ++++
include/hw/riscv/boot.h | 1 +
include/hw/riscv/opentitan.h | 84 +++++
target/riscv/cpu.h | 1 +
hw/char/ibex_uart.c | 492 ++++++++++++++++++++++++++++
hw/intc/ibex_plic.c | 261 +++++++++++++++
hw/riscv/opentitan.c | 219 +++++++++++++
target/riscv/cpu.c | 27 +-
target/riscv/pmp.c | 14 +-
MAINTAINERS | 13 +
hw/char/Makefile.objs | 1 +
hw/intc/Makefile.objs | 1 +
hw/riscv/Kconfig | 9 +
hw/riscv/Makefile.objs | 1 +
17 files changed, 1291 insertions(+), 18 deletions(-)
create mode 100644 include/hw/char/ibex_uart.h
create mode 100644 include/hw/intc/ibex_plic.h
create mode 100644 include/hw/riscv/opentitan.h
create mode 100644 hw/char/ibex_uart.c
create mode 100644 hw/intc/ibex_plic.c
create mode 100644 hw/riscv/opentitan.c
--
2.26.2
- [PATCH v5 00/11] RISC-V Add the OpenTitan Machine,
Alistair Francis <=
- [PATCH v5 02/11] target/riscv: Don't overwrite the reset vector, Alistair Francis, 2020/05/28
- [PATCH v5 01/11] riscv/boot: Add a missing header include, Alistair Francis, 2020/05/28
- [PATCH v5 03/11] target/riscv: Disable the MMU correctly, Alistair Francis, 2020/05/28
- [PATCH v5 04/11] target/riscv: Don't set PMP feature in the cpu init, Alistair Francis, 2020/05/28
- [PATCH v5 05/11] target/riscv: Add the lowRISC Ibex CPU, Alistair Francis, 2020/05/28
- [PATCH v5 06/11] riscv: Initial commit of OpenTitan machine, Alistair Francis, 2020/05/28
- [PATCH v5 11/11] target/riscv: Use a smaller guess size for no-MMU PMP, Alistair Francis, 2020/05/28
- [PATCH v5 08/11] hw/intc: Initial commit of lowRISC Ibex PLIC, Alistair Francis, 2020/05/28
- [PATCH v5 09/11] riscv/opentitan: Connect the PLIC device, Alistair Francis, 2020/05/28
- [PATCH v5 07/11] hw/char: Initial commit of Ibex UART, Alistair Francis, 2020/05/28