[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH RFC v3 03/14] target/riscv: Implement function kvm_arch_init_vcpu
From: |
Yifei Jiang |
Subject: |
[PATCH RFC v3 03/14] target/riscv: Implement function kvm_arch_init_vcpu |
Date: |
Thu, 27 Aug 2020 17:21:26 +0800 |
Get isa info from kvm while kvm init.
Signed-off-by: Yifei Jiang <jiangyifei@huawei.com>
Signed-off-by: Yipeng Yin <yinyipeng1@huawei.com>
---
target/riscv/kvm.c | 26 +++++++++++++++++++++++++-
1 file changed, 25 insertions(+), 1 deletion(-)
diff --git a/target/riscv/kvm.c b/target/riscv/kvm.c
index 8c386d9acf..7983f43f3f 100644
--- a/target/riscv/kvm.c
+++ b/target/riscv/kvm.c
@@ -38,6 +38,18 @@
#include "qemu/log.h"
#include "hw/loader.h"
+static __u64 kvm_riscv_reg_id(__u64 type, __u64 idx)
+{
+ __u64 id = KVM_REG_RISCV | type | idx;
+
+#if defined(TARGET_RISCV32)
+ id |= KVM_REG_SIZE_U32;
+#elif defined(TARGET_RISCV64)
+ id |= KVM_REG_SIZE_U64;
+#endif
+ return id;
+}
+
const KVMCapabilityInfo kvm_arch_required_capabilities[] = {
KVM_CAP_LAST_INFO
};
@@ -79,7 +91,19 @@ void kvm_arch_init_irq_routing(KVMState *s)
int kvm_arch_init_vcpu(CPUState *cs)
{
- return 0;
+ int ret = 0;
+ target_ulong isa;
+ RISCVCPU *cpu = RISCV_CPU(cs);
+ __u64 id;
+
+ id = kvm_riscv_reg_id(KVM_REG_RISCV_CONFIG, KVM_REG_RISCV_CONFIG_REG(isa));
+ ret = kvm_get_one_reg(cs, id, &isa);
+ if (ret) {
+ return ret;
+ }
+ cpu->env.misa = isa;
+
+ return ret;
}
int kvm_arch_msi_data_to_gsi(uint32_t data)
--
2.19.1
- [PATCH RFC v3 00/14] Add riscv kvm accel support, Yifei Jiang, 2020/08/27
- [PATCH RFC v3 03/14] target/riscv: Implement function kvm_arch_init_vcpu,
Yifei Jiang <=
- [PATCH RFC v3 01/14] linux-header: Update linux/kvm.h, Yifei Jiang, 2020/08/27
- [PATCH RFC v3 07/14] hw/riscv: PLIC update external interrupt by KVM when kvm enabled, Yifei Jiang, 2020/08/27
- [PATCH RFC v3 06/14] target/riscv: Support start kernel directly by KVM, Yifei Jiang, 2020/08/27
- [PATCH RFC v3 05/14] arget/riscv: Implement kvm_arch_put_registers, Yifei Jiang, 2020/08/27
- [PATCH RFC v3 11/14] target/riscv: Support riscv cpu vmstate, Yifei Jiang, 2020/08/27
- [PATCH RFC v3 14/14] target/riscv: Support virtual time context synchronization, Yifei Jiang, 2020/08/27
- [PATCH RFC v3 02/14] target/riscv: Add target/riscv/kvm.c to place the public kvm interface, Yifei Jiang, 2020/08/27
- [PATCH RFC v3 12/14] target/riscv: Add kvm_riscv_get/put_regs_timer, Yifei Jiang, 2020/08/27
- [PATCH RFC v3 13/14] target/riscv: Implement virtual time adjusting with vm state changing, Yifei Jiang, 2020/08/27
- [PATCH RFC v3 10/14] target/riscv: Add sifive_plic vmstate, Yifei Jiang, 2020/08/27