qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH V3] target/riscv: raise exception to HS-mode at get_physical_


From: Richard Henderson
Subject: Re: [PATCH V3] target/riscv: raise exception to HS-mode at get_physical_address
Date: Wed, 14 Oct 2020 13:21:46 -0700
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.10.0

On 10/14/20 3:17 AM, Yifei Jiang wrote:
> +                if (fault_pte_addr) {
> +                    *fault_pte_addr = (base + idx * ptesize) >> 2;

The shift is wrong.  It should be exactly like...

> +                }
> +                return TRANSLATE_G_STAGE_FAIL;
>              }
>  
>              pte_addr = vbase + idx * ptesize;

... this.


r~



reply via email to

[Prev in Thread] Current Thread [Next in Thread]