qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v8 00/78] support vector extension v1.0


From: Alistair Francis
Subject: Re: [PATCH v8 00/78] support vector extension v1.0
Date: Mon, 18 Oct 2021 16:12:24 +1000

On Mon, Oct 18, 2021 at 4:09 PM Frank Chang <frank.chang@sifive.com> wrote:
>
> On Mon, Oct 18, 2021 at 2:00 PM Alistair Francis <alistair23@gmail.com> wrote:
>>
>> On Fri, Oct 15, 2021 at 5:48 PM <frank.chang@sifive.com> wrote:
>> >
>> > From: Frank Chang <frank.chang@sifive.com>
>> >
>> > This patchset implements the vector extension v1.0 for RISC-V on QEMU.
>> >
>> > RVV v1.0 spec is now fronzen for public review:
>> > https://github.com/riscv/riscv-v-spec/releases/tag/v1.0
>> >
>> > The port is available here:
>> > https://github.com/sifive/qemu/tree/rvv-1.0-upstream-v8
>> >
>> > RVV v1.0 can be enabled with -cpu option: v=true and specify vext_spec
>> > option to v1.0 (i.e. vext_spec=v1.0)
>>
>> It doesn't seem like this series made it to the general QEMU list. You
>> might want to check to see what happened there.
>>
>
> Hi Alistair, what does "general QEMU list" mean here?

To the qemu-devel mailing list.

A good way to check is to have a look at something like patchew
(https://patchew.org/QEMU/) and see if the patches are there.

Alistair



reply via email to

[Prev in Thread] Current Thread [Next in Thread]