qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v2 3/6] target/riscv: add support for zfinx


From: Weiwei Li
Subject: Re: [PATCH v2 3/6] target/riscv: add support for zfinx
Date: Sun, 2 Jan 2022 13:56:44 +0800
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.14.0


在 2022/1/2 上午3:48, Richard Henderson 写道:
ol is the operation length; xl is the register length.

In this case, the operation length doesn't matter -- we're interested in distinguishing RV32 and RV64, because that's where the change in semantics comes from.

So both read and write fpr should use get_xl from this point.

r~




reply via email to

[Prev in Thread] Current Thread [Next in Thread]