[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Bug binutils/19921] enable specification of data width when writing ver
|
From: |
nickc at redhat dot com |
|
Subject: |
[Bug binutils/19921] enable specification of data width when writing verilog hex format |
|
Date: |
Tue, 14 May 2019 09:51:32 +0000 |
https://sourceware.org/bugzilla/show_bug.cgi?id=19921
Nick Clifton <nickc at redhat dot com> changed:
What |Removed |Added
----------------------------------------------------------------------------
Status|NEW |RESOLVED
Resolution|--- |FIXED
--- Comment #11 from Nick Clifton <nickc at redhat dot com> ---
(In reply to Donato Kava from comment #9)
> Adding a comment here to ask if someone could actually work on this bug.
Well nobody else seems to want to fix the testsuite problems, so I have
gone ahead and done so myself. A little bit of code tidying as well,
and the patch is now in.
Cheers
Nick
--
You are receiving this mail because:
You are on the CC list for the bug.