qemu-arm
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[PATCH v2 0/6] INTC model cleanup


From: Jamin Lin
Subject: [PATCH v2 0/6] INTC model cleanup
Date: Thu, 6 Feb 2025 17:52:46 +0800

v2:
  To streamline the review process, split the following patch series into
  three parts.
  
https://patchwork.kernel.org/project/qemu-devel/cover/20250121070424.2465942-1-jamin_lin@aspeedtech.com/
  This patch series focuses on cleaning up the INTC model to
  facilitate future support for the INTC_IO model.

Jamin Lin (6):
  hw/intc/aspeed: Support setting different memory and register size
  hw/intc/aspeed: Introduce helper functions for enable and status
    registers
  hw/intc/aspeed: Add object type name to trace events for better
    debugging
  hw/arm/aspeed: Rename IRQ table and machine name for AST2700 A0
  hw/arm/aspeed_ast27x0: Sort the IRQ table by IRQ number
  hw/intc/aspeed: Support different memory region ops

 hw/arm/aspeed.c               |   8 +-
 hw/arm/aspeed_ast27x0.c       |  58 ++++-----
 hw/intc/aspeed_intc.c         | 227 ++++++++++++++++++++--------------
 hw/intc/trace-events          |  24 ++--
 include/hw/intc/aspeed_intc.h |   5 +
 5 files changed, 183 insertions(+), 139 deletions(-)

-- 
2.34.1




reply via email to

[Prev in Thread] Current Thread [Next in Thread]